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Preface
In the frame of doctoral studies in Information Technology at the Department of
Electronics, Information and Bioengineering at the Politecnico di Milano, this is a
compilation of the most significant research projects whose theses were defended in
2020 and selected for the IT Ph.D. Award. The Ph.D. in Information Technology is
characterized by a strong interdisciplinary value in the IT sector which is divided
into four main research lines, Telecommunications, Electronics, Computer Science
and Engineering, and Systems and Control. Each of these areas develops
state-of-the-art research that often proves to be enabling the evolution of innovative
systems in the IT field. The coexistence of such orthogonal skills proves to be an
excellent catalyst for collaboration between young researchers who are able to
generate significant synergies between researches, also developing strong integra-
tion skills in open and dynamic research groups. The aim of this collection is to
provide a cutting-edge overview of the most recent research trends in Information
Technology developed at the Politecnico di Milano, in an easy-to-read format to
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On October 29, 1969, the world was changed forever. At 10 : 30 p.m., a student
programmer at the University of California at Los Angeles (UCLA) named Charley
Kline sent the letter “l” and the letter “o” electronically more than 350 miles to
a Stanford Research Institute computer in Menlo Park, California. In that specific
moment the Internet history was made and a technological revolution had begun.
26 years after Charley Kline’s first message, the number of people interconnected
by Internet was 16 million and in just 50 years it reached 4 billion (58.8% of world
population).1 Bit streams of information over the Internet Protocol (IP), known as
IP traffic, continuously crosses the world to reach: end users through High Defini-
tion (HD) screens (either in mobile and fixed devices), connected machines (Internet
of Things), and IT infrastructures, i.e., public or private datacenters and the Cloud
infrastructures. IP traffic is powered by ubiquitous Internet connectivity provided by
CSPs. Every day, around 18 billion Internet-connected devices and 4 billion global
Internet users transfer 900 Petabytes (1015 bytes) of IP traffic across the globe [1];
by the end of 2021, the global IP traffic will reach 3.3 zettabytes (1021 bytes) [2].
Moreover, with the advent of 5G technology, we are witnessing the development
of increasingly bandwidth-hungry network applications, such as enhanced mobile
broadband, massive machine-type communications and ultra-reliable low-latency
communications. Contrary to the evolution of previous generations, 5G will require
not only improved networking solutions but also more sophisticated mechanisms for
traffic management to fulfill stronger end-to-end Quality of Service (QoS) require-
1Online: https://www.internetworldstats.com/stats.htm.
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ments of numerous different “verticals”, such as automotive, manufacturing, energy,
eHealth, agriculture, etc.
Traditional network architectures are ill-suited to meet the requirements of the
aforementioned emerging Internet services. The common practice in CSP networks
is to perform a static resource allocation which meets the peak-hour traffic demand.
This method leads to poor network and energy efficiency, as outside the peak hour
resources will be over-provisioned. As a consequence, the Internet has become one
of the major energy consumer in the world. This situation is forcing the CSPs to
change the underlying network technologies, and have started to look at new techno-
logical solutions that increase the level of programmability, control, and flexibility
of configuration, while reducing the overall costs related to network operations.
This Ph.D. thesis [3] focuses on three of the major disruptive technologies in
networking in the last two decades: Software Defined Networking (SDN), Network
Function Virtualization (NFV) and Machine Learning (ML).
SDN is one of the fastest growing markets in Information and Communication
Technologies (ICT), from 289 million in 2015 to 8:7 billion in 2020, with a Com-
pound Annual Growth Rate (CAGR) of 98% [4]. It combines automation, agility and
development of applications to deliver network services in a deterministic, dynamic,
and scalablemanner. By separation of control and data plane, SDNbrings networking
back to centralized control, allowing applications to program the network forward-
ing rules through logically centralized controllers. SDN brings a promising solution
to introduce network programmability and accelerate networking innovation. For
instance, network programmability allows to implement intelligent dynamic opti-
mization methods to improve performance and energy efficiency. The application of
SDN in Enterprise Networking (EN) is called Software DefinedWide Area Network
(SD-WAN) [5] and represents an emerging paradigm that introduces the advantages
of SDN into EN. SD-WAN is a revolutionary way to simplify enterprise networks
and achieve optimal application performance using centrally managed WAN vir-
tualization. Unlike traditional WAN connections, SD-WAN provides high network
agility and cost savings.
By leveraging virtualization technologies, the European Telecommunications
Standards Institute (ETSI) proposed NFV to virtualize network services previously
performed by dedicated proprietary hardware. NFV is the paradigm of transferring
network functions from dedicated hardware appliances to software-based applica-
tions running on commercial off-the-shelf equipment [6]. Network devices are no
longer proprietary but are open to host software from different vendors, drastically
reducing CapEx and OpEx. Although the adoption of SDN and NFV in networking
brings revolutionary benefits in scale and agility, it also brings a whole new level
of complexity. Virtualization breaks traditional networking into dynamic compo-
nents and layers that have to work in unison and that can change at any given time
[7], for instance, a virtualized firewall can be subject to continuous updates by the
CSP. The high complexity introduced by these new technologies has led research
to focus on increasingly intelligent methods and algorithms to optimize the alloca-
tion of resources in all network segments: access, metro and core. In recent years,
Machine Learning has become themainmathematical tool used by researchers in this
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field. ML is a sub-field of computer science that originated from the study of pattern
recognition and computational learning theory in artificial intelligence. By leverag-
ing complex mathematical and statistical tools, computers can learn by input data
how to solve specific problems that have been traditionally solved by human beings
[8]. ML explores algorithms that can “learn” from and make predictions out of input
data. The learning phase is also referred to as “training” an algorithm, by iterative
and feedback-based mechanisms, to solve specific problems. Such algorithms oper-
ate by building a model in order to make data-driven predictions or decisions, rather
than following static program instructions. ML algorithms are typically classified
into three different categories:
• Supervised Learning (SL) is used in a variety of applications, such as speech
recognition, spam detection and object recognition. The goal is to predict the value
of one or more output variables given the value of a vector of input variables. The
output variable can be a continuous variable (regression problem) or a discrete
variable (classification problem). A training data set comprises a set of samples of
the input variables and the corresponding output values.
• Unsupervised Learning (UL) consists of training an algorithm using only input
vector data with the aim to find hidden patterns and similarities. Social network
analysis, genes clustering and market research are among the most successful
applications of unsupervised learning methods. It can address different tasks, such
as clustering or cluster analysis. Clustering is the process of grouping data so
that the intra-cluster similarity among the input data samples is high, while the
inter-cluster similarity is low.
• Reinforcement Learning (RL) is an approach to ML that trains algorithms using
a system of positive and negative rewards. Contrary to what happens with the
supervised and unsupervised learning, in RL we do not have training, validation
and test set of data defined “a priori”. An RL algorithm, or agent, learns how to
perform a task by interacting with its environment. The interaction is defined in
terms of specific actions, observations and rewards.
This chapter presents the main results of my PhD thesis [3] by introducing novel
ML-based algorithms to solve various network optimization problems. The thesis
provides contributions to all the ML branches by implementing supervised, unsuper-
vised and reinforcement learning algorithms together with their implementations in
real and emulated SDN/NFV testbed scenarios.
1.2 Network Traffic Prediction
Mobile, metro and core networks often suffer from resource inefficiency due to over-
provisioning. It’s a common practice to perform static resource allocation based on
the peak-hour demand, because the current operational processes used by the net-
work operators are too slow to dynamically allocate the resources following the daily
demand variations.Over-provisioning leads to poor energy efficiency and highOpEx,
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as the resources are sub-utilized outside of the peak hour. Moreover, as the peak-
hour to average demand ratio continue to increase [2], the static resource allocation
lead to higher and unnecessary OpEx and CapEx. As such, understanding how to
correctly predict network behaviour plays a vital role in the management and provi-
sioning of mobile and fixed network services. Network traffic prediction has become
very important for network providers. Having an accurate traffic prediction tool is
essential for most network management tasks, such as resource allocation, short-
time traffic scheduling or re-routing, long-term capacity planning, network design
and network anomaly detection. A proactive prediction-based approach allows net-
work providers to optimize network resource allocation, potentially improving the
QoS. With this aim, we introduce a matheuristic (i.e. interoperation of heuristic and
mathematical programming) for dynamic network optimization. In Fig. 1.1 we show
the proposed model. Traffic is predicted on different spatial locations developing dif-
ferent machine-learning algorithms, such as Artificial Neural Network (ANN) [9],
Recurrent Neural Network (RNN) [10] andDiffusionConvolutional RNN (DCRNN)
[11]. The predicted traffic-demand is then used to optimize the network at various
hours during the day, so to adapt resource occupation to the actual traffic volume. The
optimization problem solvers are based on Integer Linear Programming (ILP) and
heuristic algorithms; their goal is to minimize the power and energy consumption
of the network elements, providing weights to assign to network links every hour.
After that, a weighted graph is generated to route the actual traffic demands by a
minimum-cost path algorithm. The time required by optimization is not an issue,
since prediction allows to start performing optimization computation in advance
(Offline). Such feature makes the solution reported suitable to be implemented as
an SDN application for 5G scenarios. We have chosen the metro infrastructure of a
mobile operator as use case; in particular, the objective of the resource optimization
is the optical metro network used as the backbone for the mobile service. The tests
* ANN: Ar ficial Neural Network; RNN: Recurrent Neural Network; LSTM: Long 





Fig. 1.1 Dynamic optical routing matheuristic for software-defined mobile metro network [9]
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demonstrate the effectiveness of ourmethodology, with results thatmatch almost per-
fectly th!htbe behaviour of a network that performs optical routing reconfiguration
with a perfect, oracle-like traffic prediction. Themethodology and the detailed results
can be found in Chaps. 2 and 3 ofmy Ph.D. thesis and in the following papers: [9–12].
1.3 Network Traffic Pattern Identification
Due to the highly predictable daily movements of citizens in urban areas, mobile
traffic shows repetitive patterns with spatio-temporal variations. This phenomenon
is known as tidal effect analogy to the rise and fall of the sea levels. Recognizing
and defining traffic load patterns at the base station thus plays a vital role in traf-
fic engineering, network design and load balancing since it represents an important
solution for the Internet Service Providers (ISPs) that face network congestion prob-
lems or over-provisioning of the link capacity. State of the art works have dealt with
the classification and identification of patterns through the use of techniques, which
inspect the flow of data of a particular application. In the previous section we have
shown dynamic network optimization techniques based on supervised learning algo-
rithms, or prediction algorithms,while in this section,weuse unsupervised learning to
“learn” periodic trends (or patterns) from traffic data over time.Wewanted to answer
to the following questions: Do different areas of the city with the same social function
display the same typical traffic pattern? Can they be used to optimize the metro-core
optical network? In order to answer to these questions we analysed datasets concern-
ing the city of Milan [13, 14]. They show information regarding the internet traffic of
Telecom Italia (TIM) service provider and the point of interests located throughout
the city, such as schools, restaurants, social services, etc., that reveal the social func-
tion of a particular area. We developed a novel model for basic pattern identification
based on matrix factorization methods by integrating the aforementioned datasets in
order to assess the similarity of traffic patterns related to areas with the same type of
point of interests. In the field of pattern recognition, the Non-negative Matrix Fac-
torization (NMF) is one of the most used method thanks to the ability to detect basic
flows inside large matrices. First, we apply the classical NMFmethod to a real-world
dataset that collects the data traffic of mobile users at the base station level in the
city of Milan. Afterwords, we propose an integration of multi-domain data on the
basis of NMF and denote it as Collective-NMF based model. The final results show
the presence of very similar patterns located in distant areas of the city that share
the same point of interests, such as schools, public parks, commuting areas, clubs,
commercial areas (see Fig. 1.2). The experiments confirm the presence of regular and
periodic traffic due to the tidal effect experienced by the network. In fact, it depends
not only on user habits but also by the land usage and POIs scattered in the city
area. Taking advantage of the mobile traffic patterns, we propose two mathematical
models with the goal of predicting how and when to optimize the resource allocation
in the underlying physical network. The methodology and the detailed results can be
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Fig. 1.2 Typical mobile traffic patterns in the city of Milan [15]
1.4 Reinforcement Learning for Adaptive Network
Resource Allocation
While in the previous sections we investigated machine learning algorithms for net-
work optimization based on supervised and unsupervised learning, in this section,
we investigate the application of RL for performing dynamic Service Function Chain
(SFC) resources allocation in SDN/NFV enabled metro-core optical networks. RL
allows to build a self-learning system able to solve highly complex problems by
employing RL agents to learn policies from an evolving network environment.
Specifically, we build an RL system able to optimize the resources allocation of
SFCs in a multi-layer network (packet over flexi-grid optical layer). An SFC is com-
posed of an ordered sequence of Virtual Network Functions (VNFs). Therefore,
given a set of SFC provisioning requests and their QoS requirements, the proposed
method finds the optimal positioning of the VNFs in the service layer and allocates
the network resources of the IP/MPLS and optical layer, respectively. Furthermore,
in order to meet the SFC traffic variation over time, it dynamically predicts if and
when to reconfigure the SFCs that no longer meet the required QoS criteria. Each
reconfiguration implies an availability penalty on the service as it requires a tem-
porary service interruption to allow for VNF migration and/or network resource
reallocation. Thus, the mechanism presented here can be seen as a way of spend-
ing reconfiguration tokens over the span of a day. The proposed RL-based algo-
rithm aims to spend these tokens in order to minimize the blocking probability of
traffic requests finding the best action in the trade-off between availability and per-
formance. Reinforcement learning is an approach to machine learning that trains
algorithms using a system of positive and negative rewards. An RL algorithm, or
agent, learns how to perform a task by interacting with its environment. The inter-
action is defined in terms of specific actions, observations and rewards. As we can
see from Fig. 1.3, an agent performs an action at time t based on the reward and
state (or observations) obtained by the environment. The action performed by the
1 Machine-Learning Defined Networking: Towards … 9
Fig. 1.3 Schema of the
proposed RL system [18]
agent will produce another state of the environment and a reward at a time t+ 1 and
so on.
The environment, namely network environment, consists of a multi-layer model
formulation based on Mixed ILP (MILP) that, given a set of SFC requests, finds
the optimal VNF placement and Routing and Wavelength Assignment (RWA). The
objective function of the MILP aims to maximize the number of successfully routed
SFCs, minimizing: reconfiguration penalty, blocking probability and power con-
sumption of network elements. At each time step t, i.e. hour, the network environment
exposes its state S(t) made by 3 observations: O1(t): total number of reconfigurations
of each SFC, at time t; O2(t): total number of blocked requests of each SFC, at time
t; O3(t): traffic volume request in Gbps of each SFC, at time t. As shown in Fig. 1.3,
the agent, namely Network Agent, is a Dense Neural Network (DNN) that takes as
input the state of the environment S(t) and the result of the reward function R(t). As
output, the agent decides if one or more SFCs need to be reconfigured. This decision
is performed by means of an action A(t) executed on the environment. The reward
function represents the effect of the action performed by the agent. It depends on the
number of blocked service-chain requests; R(t) is positive if the agent managed to
reconfigure the network in order not to have blocked requests, otherwise it is nega-
tive. Results show that, initially the system assigns negative rewards that decreases
hour by hour when the algorithm does not block the requests. After few days of
training, the RL agent figured out how to maximize the reward function and keep
the objective function of the MILP stable to a minimum value respect to the case in
which we do not use RL. In other words, it learnt how and when to reconfigure the
SFCs in order to route the traffic requests by decreasing the blocking probability.
The methodology and the detailed results can be found in Chap.6 of the Ph.D. thesis
and in the following paper: [18].
1.5 Implementation of Machine Learning in Real
SDN/NFV Testbeds
While in the previous sections we have proposed novel algorithms in simulated
networks, in this section we introduce briefly three direct applications of ML-based
algorithms on different emulated and real SDN/NFV testbed scenarios.
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1. First, we developed the network planner module under the Metro-Haul Euro-
pean project2 in which ML-based algorithms interact with the control plane of
the proposed SDN/NFV infrastructure. We introduced the software components
inside the planning tool, which compose a framework that enables intelligent opti-
mization algorithms based on ML to assist the control plane in taking strategic
decisions.We presented a demonstration of aML-assisted routing algorithm in an
emulated network scenario. The proposed framework aims at guaranteeing a fair
behavior towards past, current and future requests as network resource allocation
decisions are assisted with ML approaches. The detailed results can be found in
Chap.7 of the Ph.D. thesis and in the following papers: [19–22].
2. Then, we developed an experimental ML-enabled SDN/NFV service orchestrator
called SENATUS, targeting research environment, as devised to support testbeds
for the development and validation of network services and network planning
algorithms. It implements functions for managing SDN networks as well as for
deploying network services onNFV infrastructure. SENATUS introduces an inter-
face for horizontal communication that allows interworking with experimental
ML modules and optimization algorithms. In addition, we present two testbed
scenarios devised for testing the SDN features of the service orchestrator. The first
is a physical implementation deployed at theBONSAI laboratory of Politecnico di
Milano.3 This testbed, named Minilab, provides both SDN and NVF capabilities,
taking full use of SENATUS. The second testbed is an IP-over-WDM4 network
and it has been developed in collaboration with the Scuola Superiore Sant’Anna
(Pisa, Italy). The testbed is composed by an IP network over an optical network
infrastructure. The detailed results can be found in Chap.8 of the Ph.D. thesis and
in the following papers: [23–25].
3. As last, we present an SD-WAN open-source solution that can be tested in real
network scenarios. We have implemented active and passive monitoring meth-
ods and developed classical and RL-based algorithms to improve the network
performance of enterprise networks. We present two testbeds: 1) The first one
is a lab implementation of SD-WAN based on open source components such
as OpenDaylight SDN controller and OpenvSwitches; 2) The second is a field
deployment of such solution in a real network located in an Italian city. These
testbeds target the monitoring and the traffic engineering features based on RL
of an SD-WAN solution and explores different approaches to understand their
advantages and limitations. Our implementations provide an overlay WAN with
controlled performance in terms of delay, losses and jitter over low-cost public
Internet connectivity. Detailed results can be found in Chap.9 of the Ph.D. thesis
and in the following paper: [26].
2Online: https://metro-haul.eu/.
3Online: https://www.bonsai.deib.polimi.it/.
4Wavelength Division Multiplexing (WDM).
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1.6 Concluding Remarks
Machine learning is one of the game-changing technologies which only recently has
become mature. With the growing availability of data, computing power and plat-
forms, ML is now applicable within the academic world and by large companies. It
is an extremely powerful technique which is able to perform intelligent tasks which
were up to now usually done by humans. The networking community welcomed
ML as the main mathematical tool for solving complicated optimization problems.
ML can recognize, predict, advice, optimize and classify, and therefore it can sup-
port the automation of various network operations enhancing the telecom industry.
This PhD research work introduces the concept of Machine-Learning defined Net-
working. It is an approach to network management, based on SDN and NFV, that
enables self-learning algorithms to improve network performance and monitoring.
We have demonstrated the effectiveness of this approach by developing different
algorithms able to predict and classify network traffic in order to optimize 5Gmetro-
core networks. ML represents an essential asset for building management tools for
ever increasing intelligent networks. Research on this topic is growing at a dizzying
pace and is opening up research directions for many areas in telecommunications.
Acknowledgements Special thanks go to my Ph.D. supervisor Prof. Guido Maier for his contin-
uous support and guidance.
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Chapter 2
Traffic Management in Networks
with Programmable Data Planes
Davide Sanvito
2.1 Software-Defined Networks (SDN)
Traditional computer networks include vertically integrated devices running both the
control plane (CP) and the data plane (DP). The former computes the forwarding
decisions about how to handle the traffic, while the latter effectively process it.
The heterogeneity of low-level vendor-proprietary configuration interfaces, together
with the proliferation of specialized devices (middleboxes, e.g.. firewalls, network
address translators, load balancers and deep packet inspection boxes),made networks
complex and difficult to manage. The situation was further exacerbated by the need
of quickly respond to network dynamics such as failures and changes in the traffic
patterns, in the network topology and in the forwarding policies.
Software-Defined Networking (SDN) is a computer networking paradigm based
on the decoupling of the control plane from the data plane. The control plane is logi-
cally centralized in an external node (called the network controller) which configures
the network devices through awell-defined application programming interface (API).
Network devices (e.g.. switches) become simple elements running just the data plane
and forwarding the traffic according to the decisions taken by the external controller.
Network operators can now directly operate on the global network view offered on
top of the controller without designing complex distributed protocols to achieve a
desired global network-wide behaviour. SDN brings to the networking domains all
the software engineering best practices such as codemodularity and reusability. SDN
enables the reconfiguration of the network at software speed by simply running a dif-
ferent application on top of the controller. The controller is in charge of maintaining
the global view of the network status and can even provide to the applications running
above an abstract view of the network by limiting or transforming the observable
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topology in order to provide isolation to different applications. At the same time the
emergence of new network programming abstractions and high-level programming
languages simplifies the network management and facilitates the evolution of the
network. The augmented programmability brought by SDN enables a wide range of
network applications ranging from traditional network functions (e.g.. switching and
routing) to traffic engineering (e.g.. load balancing, QoS and fault tolerance), from
network monitoring to security domains (e.g.. firewall, network access control, DoS
attack mitigation).
OpenFlow [14] represents one of the most successful instances of the SDN prin-
ciples. Despite the efforts towards an augmented network programmability started
several years ago with Active Networks [10], the mainstream adoption of SDN prin-
ciples took place only with OpenFlow. Thanks to its pragmatic compromise between
the need for innovation from researchers and the need for closed platforms from
the vendors, it became the de-facto standard programming interface. OpenFlow is
nowadays supported by a large number of switches, both hardware and software,
and SDN controllers. An OpenFlow switch exposes to the controller a pipeline of
match-action tables. The match-action abstraction is a prominent example of pro-
gramming abstractions provided by SDN. All the packets belonging to the same
flow (defined by a set of packet field values, i.e. the match) are subject to the same
treatment (i.e. the action, for example the forwarding or dropping of the packet or
the modification of its header fields). The controller is in charge of configuring the
intended network behaviour by filling the match-action tables with a set of flow
entries. The match-action abstraction unifies different forwarding behaviours which
can be quickly reconfigured at software speed. A device, for example, can be config-
ured as a router if all the rules match on the IP destination address or as firewall if the
rules match on Ethernet type, IP addresses and TCP ports. The controller can proac-
tively provision the devices with flow rules and reactively add new ones whenever
a packet does not match any of the available rules. The OpenFlow specification [4]
defines the details of the format of the control channel messages exchanged among
the control plane and the data plane and the set of header fields and packet actions a
switch has to support.
Most recent advances in programmable network devices [8] take a step further
and enable the network operator to program the packet parser and to define custom
packet actions by combining primitives offered by the switching chip. Not only the
switches’ resources are more flexibly allocated and tailored to the traffic the network
will deal with in terms of protocols, but the format itself of protocols (i.e. the set of
header fields a switch can match on) is not fixed a priori from the chip vendor and
can be customized by the network operator. The impacting factor for the success of
these devices is that their increased flexibility does not come with penalties in the
performance, cost and power compared to fixed-function chips. These devices are
typically configured using an high-level language, such as P4 [7], and in principle a
P4 program can fully describe an OpenFlow-enabled switch.
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2.2 Control Plane Programmability
One of the prominent use cases enabled by SDN is the execution of Traffic Engi-
neering (TE) algorithms on top of the controller. Traditional approaches from service
providers design the routing considering the worst case traffic scenario. However,
this leads to a network operating most of the time in sub-optimal conditions. SDN
provides the neededflexibility to update the networkmore frequently, enabling online
traffic optimization based on periodic traffic measurements and predictions in order
to improve the network performance, reduce the operational costs and balance the
utilization of network resources. The maximum achievable network reconfiguration
rate is however limited by two aspects.
First of all, the changing nature of the traffic affects the optimality of the computed
routing configuration. Despite the traffic pseudo-periodicity under some time scales
due to ordinary daily fluctuations, an accurate traffic estimation is hard to achieve and,
especially in case the traffic is significantly different from the expected scenarios,
computing routing configurations which are too tied to specific traffic scenarios
might lead to the congestion of the network or to unfeasible configurations. It is
thus desirable to take into account some robustness considerations, by computing
routing policies which are able to deal with multiple traffic scenarios under a same
configuration.
The second limiting aspect is instead related to the low speed of flow program-
ming in hardware. The transition across two network configurations is a critical
procedure which might lead to broken connectivity, forwarding loops or violations
of the forwarding policies. Ideally the network should be atomically updated, i.e.
traffic should be forwarded either using the old configuration or the new one, and not
some combination of the two. The decoupling of the control plane from the data plane
makes however the set of the controller and the switches a complex asynchronous
distributed system. Consistent network update mechanisms [15] are techniques able
to deal with this problem by computing a set of intermediate network configurations
to be sequentially scheduled tomove the network from the current configuration state
to a target configuration. These techniques ensure that in each intermediate config-
uration the consistency properties are guaranteed (i.e. the connectivity is preserved
and either the old policy or the new one holds) while switch resources constraints
are not violated (i.e. the additional flow rules installed must not exceed the memory
available in the devices). Unluckily, these multi-steps mechanisms are not the only
responsible for making the update process not atomic. A recent analysis on com-
mercial SDN devices showed the existence of a mismatch between the switch-local
control plane status reported to the centralized controller and the actual status of the
data plane [13]. This discrepancy makes not completely trustworthy an information
which is instead essential for the consistent update mechanisms to correctly schedule
the various steps in the transition towards the final network configuration. Depending
on the level of utilization of the flow tables and on the current load of the data plane,
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the state of the data plane might fall behind the control plane from seconds up to
several minutes. This means that the time required to properly complete each update
step increases and this contributes to further decrease the achievable rate of updates.
2.2.1 Traffic Engineering Framework
The first contribution of the thesis is the design of a centralized SDNTrafficEngineer-
ing framework, CRR,1 to decide whether, when and how to reconfigure the network.
Given a set of of measured TrafficMatrices (TMs) over a given period (e.g.. one day),
we defined an optimization model which computes a set of routing configurations
to be proactively applied during the following period. Traffic matrices are clustered
in the traffic, time and routing domains and we compute, for each cluster, a routing
configuration which is robust against variations within the corresponding discrete
traffic subspace defined by each cluster. First of all we take into consideration the
traffic domain, i.e. we look at the values of the demands over time. We also con-
sidered the time domain, i.e. we avoid clustering together TMs not adjacent in time
that would require too frequent network reconfigurations. Finally, we also took into
account the ultimate effect of the routing on the TMs in terms of network conges-
tion. We indeed include the same metric commonly adopted to optimize the routing
(the network congestion, in terms of Maximum Link Utilization) to also guide the
clustering logic. By tuning the size of clusters (i.e. the minimum number of mem-
bers) and their number, the optimization model can explore the trade-off between
static Traffic Engineering schemes (which compute a single routing configuration on
the whole TMs set) and dynamic Traffic Engineering schemes (which instead keep
reconfiguring the network each time a new TM measurement is available) while at
the same time coping with the practical constraint of limiting the number of network
reconfigurations and guaranteeing a minimum holding time for each configuration.
Since the transitions from a routing configurations to the next one are not instanta-
neous even in SDN, adjacent clusters are allowed to partially overlap close to their
boundaries (i.e. near routing transitions). This means that each routing configuration
will be reasonably good also for a small number of traffic scenarios expected to be
handled by the configuration of adjacent clusters. As a side effect, overlaps help the
potentially slow multi-step consistent network update mechanisms. The analysis of
the influence of errors in traffic predictions showed an interesting trade-off between
the cluster length and the prediction accuracy. If the quality of the prediction is good,
we can afford to have a larger number of short clusters whose routing is more tailored
to specific scenarios. As the prediction quality decreases, it is better to resort to less
and larger clusters which are able to better deal with a large variety of scenarios
(i.e. they are more robust to traffic uncertainty). This opens a promising research
direction where the controller plays an active role in measuring and predicting the
1Clustered Robust Routing.
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traffic evolution and in estimating a-posteriori the quality of the prediction in order
to consequently tune the level of robustness provided by the routing configurations
set. More details can be found in [16].
2.2.2 ONOS Intent Monitor and Reroute Service
We then evaluated how to integrate our Traffic Engineering framework, CRR, within
a SDN platform. Open Network Operating System (ONOS) [5] is a production-
ready open-source SDN network operating system built for Service Provider net-
works. ONOS provides high performance, scalability and availability thanks to its
distributed core and proper abstractions to configure the network. Among the pro-
grammingabstractions offeredbyONOS, intentswork at the highest level: developers
can express high-level policies (i.e. “intentions”) without worrying about how such
behaviour is implemented in the network. For example, users can use a Point-To-
Point intent to require the connectivity between a pair of nodes without providing
any information on the path to be used. Intents can be tied to a specific traffic subset
(providing a set of values for the packet header fields) and a treatment (a set of actions,
for example packet header modifications, to be applied to all the packets the intent
refers to). ONOS supports several types of intents and each one includes a compiler
which enables the Intent Framework, the ONOS component in charge of handling
intents, to translate the high-level policy described by the intent itself to the set of
low-level rules to be installed in the network devices. The Intent Framework is also
in charge of re-compiling the intents in case of topology changes (for example link
failures) to fulfill the high-level policy transparently to the application submitting
the intents.
Intents represent an interesting opportunity to integrate theCRR inONOSbecause
we can decouple the connectivity endpoints from the paths implementing the com-
munication. An user can thus specify the sources and destinations of the traffic
(i.e. the traffic matrix pairs) independently from when and how the CRR updates
the corresponding paths in the network. The idea is to modify the low-level paths
implementing the intents not only as a consequence of topology changes, but also
considering changes in traffic statistics, according to the output of the CRR model.
Even if the Intent Framework is designed to be extensible with additional intents
and compilers, it individually compiles each intent based on its own information.
The CRR aims instead at compiling together multiple intents to optimize a global
network objective. In addition, integrating a computationally heavy component such
as an optimization tool within the same machine running the controller can have a
negative impact on ONOS’s high performance requirements. We thus developed a
new service, ONOS Intent Monitor and Reroute (IMR) service, which enhances the
ONOS Intent Framework with an external plug&play routing logic running as an off-
platform application (OPA), an application running in a separate process space with
respect to the ONOS controller and communicating through REST APIs or gRPC.
The IMR service, running within ONOS, is in charge of collecting from network
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devices the statistics related to the flow rules implementing the intents and to export
them to the OPA by means of a REST API. In turns, the CRR will send back to the
IMR service the routing configurations as scheduled by the CRR model.
We envision the following scenario: (1) an ONOS application submits intents to
request connectivity (implicitly defining the endpoints of the TMs) and requires the
IMR service to monitor their statistics. (2) the ONOS Intent Framework initially
routes intents on their shortest paths while, at the same time, the IMR starts the
monitoring process. (3) the CRR module, running as an OPA, collects the statistics
of the intents to build the set of TMs to be fed to the CRR algorithm. After a given
period (e.g.. one day), theOPA solves theCRR, schedules the activation of the routing
configurations during the following period and at the same time keeps collecting the
statistics to be fed to the next optimization round.
In order to prevent IMR from limiting the Intent Framework in recovering from
failures, the routing paths provided by the OPA are treated as soft constraints: in case
the suggested paths are not available when requested or a failure happens afterwards,
the Intent Framework resorts to the standard shortest path computation for all the
intents affected by the failure.
The decoupling of the application submitting the intents from the routing logic
allows to re-use a same logic for different ONOS applications or to switch differ-
ent routing logics for a same ONOS application. The CRR indeed represents one
of the possible instances of a routing algorithm running as OPA and the IMR ser-
vice implements a more general framework to interconnect any ONOS intent-based
application to an external plug&play routing logic. This enables to re-use existing
Traffic Engineering tools or develop new schemes based either on optimization tools
or on Artificial Intelligence and Machine Learning. More details can be found in
[18]. Our IMR service has been integrated in ONOS Nightingale version 1.13 as an
official open-source contribution [3].
2.3 Data Plane Programmability
Despite the robust nature of each routing configuration, significant traffic deviations
from the expected scenarios, such as network failures and congestion, need a proper
handling to keep the network operating. Albeit the great speed in innovation and
flexibility enabled by SDN, one of the main limitations introduced by its two-tier
architecture is the strict decoupling of the data plane from the control plane. Network
devices are indeed dummy devices unable to modify their forwarding behaviour
without relying on the external controller, even if such changes depends entirely on
events which are locally observable. This rigid separation of concerns prevents a
priori the implementation of applications which require a prompt reaction, due to
the intrinsic control channel latency and the processing overhead at the controller.
Examples of such applications range from the security domain (e.g.. DDoS attacks
mitigation) to the network resiliency domain (e.g.. detection and recovery of network
failures) up to Traffic Engineering (e.g.. load balancing and congestion control). In
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addition, most of the operations supported within the data plane are stateless: each
packet is forwarded according to the matching rule without any notion of the past
history of the flow it belongs to. Applications which need to keep per-flow states
(e.g.. load balancing, NAT or stateful firewall) have to rely on the external controller
to support a state-dependent forwarding.
Recent research efforts tried to deal with these limitations by delegating part of
the control back to network devices to enable a self-adaptation of the forwarding
behaviour. In the context of the European H2020 project BEBA [1], I’ve contributed
to the software prototyping of a stateful extension2 to OpenFlow and to the design of
some use case applications. Open Packet Processor (OPP) [6] enables stateful packet
processing in the data plane with a programming abstraction based on Extended
Finite State Machines (EFSM). Flows are associated with a persistent context which
includes a state and few data variables. Packets are forwarded not only based on
their header but also on the persistent state of the flow they belongs to. Each state
determines a forwarding policy and transitions among states are triggered, directly in
the fast path, according to time-based or packet-based events and conditions evaluated
over the packet header and its context. The controller can configure the stateful packet
processing in the data plane by providing the set of header fields which defines the
flow, i.e. the entity for which an application needs to keep a state, and the architecture
of EFSM, in terms of its transitions and its state-dependent forwarding policies. In
turns the switch is able to autonomously instantiate at runtime per-flow instances of
the state machine without involving the external controller. For those applications
where the forwarding evolution depends only on local information, OPP can provide
a significantly more scalable and faster solution compared to centralized approaches.
2.3.1 Network Failures
As discussed in Sect. 2.2.2, theONOS Intent Framework is able to re-actively recover
from failures transparently to the application which submits the intents. Even if
those unplanned failure scenarios are not taken into account by the CRR during the
optimization phase, the Intent Framework guarantees that connectivity is preserved,
although in a potentially unoptimized fashion. In order to improve on this situation,
it is possible to pre-compute backup path policies on top of each one of the Robust
Routing configurations for different failure scenarios and proactively configure them
in the network devices.
By exploiting, for example, the OpenFlow Fast-Failover mechanism it is possible
to define an alternative forwarding policy to be activated by the switch itself when it
detects a failure in the link associated to the current policy.This enables amore prompt
reaction thanks to the avoidance of the external controller. The failure detection
2Our stateful extension to OpenFlow has been integrated as official open-source contribution [2]
to ofsoftswitch13 [11], an user-space open-source software switch widely used in the research
community.
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mechanism is however external to the OpenFlow specification without any guarantee
on the detection delay and many existing solutions are based on the slow path. In
addition, depending on the specific topology and on the computed backup policies,
the alternative path for a specific failure might not be available locally to the node
which detects the failure. These remote failure scenarios still require the intervention
of the controller making challenging achieving carrier-grade recovery times.
We designed a scheme, SPIDER,3 based on the advanced capabilites of stateful
data planes, such as OPP, to offload to the data plane both the detection and the
recovery of network failures even in the case of remote failures. SPIDER is inspired
by Bidirectional Forwarding Detection (BFD) and MPLS Fast Reroute technologies
and provides an end-to-end proactive protection to failures independent from con-
troller reachability and with a guaranteed sub-milliseconds detection delay. SPIDER
guarantees zero losses after the detection regardless the availability of the controller
and for both local and remote failure scenarios. Schemes relying on the controller
to activate the backup policy would instead have non-zero losses also during the
recovery phase while waiting for its intervention.
Data packets are tagged with different values to select the proper forwarding
behaviour (i.e. primary path or designated backup path) and, at the same time, to
drive the evolution of the state machines. Tagged data packets are indeed used to
implement the two mechanisms for the detection of the failures and their recovery
(i.e. the activation of the alternative backup policies) with a fully configurable trade-
off between the overhead and failover responsiveness. In addition, in the remote
failure scenarios, tagged data packets are also used as an in-band signalling scheme
able to trigger a state transition for state machines stored in a device distinct from the
one detecting the failure itself. SPIDER is able to handle all the pre-planned single
failure scenarios from the data plane. Multiple failures involving a same demand
require instead the intervention of the external controller. More details can be found
in [9].
2.3.2 Network Congestion
The second network scenario which challenges the strict decoupling of the data plane
from the control plane is the network congestion. We focused here on data center
networks for their unique characteristics in terms of topology and traffic. Data center
networks typically present a multi-rooted tree topology such as Leaf-Spine or Fat-
Tree to provide high bandwidth among servers under different racks and a high degree
of resiliency. Inter-rack traffic is usually spread across a large pool of symmetric paths
using Equal-Cost Multi-Path (ECMP). ECMP selects a path by computing a hash
over the identifier of the flow (for example the transport-layer addresses and ports)
so that all the packets of a same transport-level flow are consistently sent on the
same path without creating out-of-order packets. The decision taken by ECMP is not
3Stateful Programmable Failure Detection and Recovery.
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aware of the size of the flows and is agnostic to the congestion status of the paths,
thus ECMP exhibits an ideal behaviour only when there is a large number of flows
of comparable sizes with sufficient entropy across the headers [12]. In reality, traffic
in data centers presents often a mice-elephant distribution in terms of flow sizes:
there is a large number of small flows, but the largest quota of traffic, in terms of
transmitted bytes, comes from a limited set of flows (the elephant flows). This is a
problem for ECMP because it might happen that two or more large flows select the
same downstream path, creating congestion. This situation affects both categories of
flows: elephant flows do not get the bandwidth they might potentially achieve and
at the same time they block smaller flows. It is important to quickly react to this
condition especially to limit the impact on the mice flows which are typically latency
sensitive. Elephant flows are instead more sensitive to the available bandwidth.
Once again, advanced stateful dataplanes offer interesting opportunities for the
self-adapatation of the network, enabling a more scalable and prompt reaction com-
pared to approaches relying on the external controller.We designed and implemented
CEDRO,4 an in-switch mechanism to detect and re-route large flows colliding on a
same downstream path based on the stateful capabilities of OPP. By default inter-rack
traffic is spread using standard ECMP. When CEDRO detects large flows experienc-
ing congestion (i.e. using a path whose utilization is above a predefined threshold)
it triggers their re-route on an alternative path by overriding the current choice of
ECMP and forcing ECMP to select a new path without considering the current one in
its pool. This new choice is permanently stored in the switch, just for those specific
flows, thanks to a transition in their statemachines. CEDROcan handle both local and
remote congestion scenarios from the data plane without involving the external con-
troller. The congestion scenario is remote when the switch detecting the congestion
condition is not the same able to steer the traffic to an alternative path. For example
in a Leaf-Spine topology this happens when two large flows coming from different
Leaf switches are assigned to the same Spine switch and their traffic addresses the
same Spine switch. By bouncing back tagged data packets we can realize an in-band
signalling scheme to trigger a remote reaction in the Leaf switches from the Spine
switch.
In this application, the ability to handle the congestion directly from the data plane
is important for two reasons. The offloading of the detection improves the scalability
because we avoid having the controller orchestrate the monitoring of the flow sizes
and of the link utilizations. In addition, by offloading also the re-routing, CEDRO
enables a quicker reaction because we avoid paying the control channel delay and
processing at the controller which might constitute by themselves a non negligible
quota of the lifetime of mice flows.
In summary, the Leaf-to-Leafmacroflow aggregate (i.e. the set of all the transport-
layer microflows from a same Leaf switch to the other Leaf switches) is spread over
the paths using ECMP and the choice of ECMP is overridden for a selected number
of microflows. By paying a small penalty in the 99-th percentile and in the maximum
Flow Completion Time (FCT), CEDRO enables to improve the average and 95-th
4Congested Elephant Detection and Re-routing Offloading.
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percentile of the FCT compared to standard ECMP. Given the high number of mice
flows, an improvement of the average metric is relevant for the latency-sensitive
nature of such category of flows.
By integrating in CEDRO the in-switch failure detection capabilities of SPIDER,
we can add a quick reaction to network failures which might be considered as an
extreme case of congestion scenario. The resulting system would provide two levels
of reaction. In case of network congestion the system re-routes to other paths just few
flows from the rack-to-rack aggregate, while in case of a network failure the entire
aggregate affected by the failure gets re-balanced over the remaining set of paths.
More details can be found in [17].
2.4 Conclusions
In conclusion, in this thesis workwe analyzed the network programmability opportu-
nities for traffic management offered by the Software-Defined Networking paradigm
at different layers. We started from the programmability of the control plane and
exploited its global view to design a proactive and centralized Traffic Engineering
framework to enable online traffic optimization based on periodic traffic measure-
ments and predictions and showed how to integrate it in a production-ready SDN
platform. In order to handle the unexpected scenarios which challenge the strict
decoupling of the control plane from the data plane we designed and implemented
two applications based on stateful extensions to OpenFlow. These applications com-
plement the centralized and proactive approach based on the global state of the
network with reactive distributed logic based on a partial local view of the network
state and enabling a more prompt and scalable reaction compared to approaches
based on the centralized control plane.
References
1. BEBA project. http://www.beba-project.eu/
2. ofsoftswitch13 official contribution GitHub repository. https://github.com/CPqD/
ofsoftswitch13/tree/BEBA-EU
3. ONOS Wiki: IMR - Intent Monitor and Reroute service. https://wiki.onosproject.org/x/
hoQgAQ
4. OpenFlow 1.5 specification. https://www.opennetworking.org/wp-content/uploads/2014/10/
openflow-switch-v1.5.1.pdf
5. Berde P,GerolaM,Hart J, HiguchiY,KobayashiM,KoideT, LantzB,O’ConnorB,Radoslavov
P, Snow W et al (2014) Onos: towards an open, distributed sdn os. In: Proceedings of the third
workshop on Hot topics in software defined networking
6. Bianchi G, Bonola M, Pontarelli S, Sanvito D, Capone A, Cascone C (2016) Open packet pro-
cessor: a programmable architecture for wire speed platform-independent stateful in-network
processing. CoRR arXiv:abs/1605.01977
2 Traffic Management in Networks with Programmable … 23
7. Bosshart P, Daly D, Gibb G, Izzard M, McKeown N, Rexford J, Schlesinger C, Talayco D,
Vahdat A, Varghese G et al (2014) P4: Programming protocol-independent packet processors.
ACM SIGCOMM Comput Commun Rev 44(3):87–95
8. Bosshart P, Gibb G, Kim H-S, Varghese G, McKeown N, Izzard M, Mujica F, Horowitz M
(2013) Forwarding metamorphosis: Fast programmable match-action processing in hardware
for sdn. ACM SIGCOMM Comput Commun Rev 43(4):99–110
9. Cascone C, Sanvito D, Pollini L, Capone A, Sanso B (2017) Fast failure detection and recovery
in sdn with stateful data plane. Int J Netw Manag 27(2):e1957
10. Feamster N, Rexford J, Zegura E (2013) The road to sdn. Queue 11(12):20–40
11. Fernandes EL, Rojas E, Alvarez-Horcajo J, Kis ZL, Sanvito D, Bonelli N, Cascone C, Rothen-
berg CE (2020) The road to bofuss: the basic openflow userspace software switch. J Netw
Comput Appl, 102685
12. Kabbani A, Vamanan B, Hasan J, Duchene F (2014) Flowbender: flow-level adaptive routing
for improved latency and throughput in datacenter networks. In: Proceedings of the 10th ACM
international on conference on emerging Networking Experiments and Technologies, pp 149–
160
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Frequency Synthesizers Based on




Digital PLL architectures are gaining importance in the frequency synthesizer field,
thanks to their versatility and scalability properties. Figure3.1 shows a simplified
scheme of a digital intensive fractional-N frequency synthesizer, also called a digital
phase locked loop (DPLL). The frequency of the DCO output signal fv is reduced by
the divider in the feedback chain, generating a lower frequency signal fd . The phase
detector (PD) compares the fd signal phase with the phase of the signal generated by
the reference fr and creates the error signal e that through the digital filter controls
the DCO frequency tuning word tw.
The frequency control word (FCW ) of the fractional divider is quantized by
a sigma delta modulator before being provided to the multi-modulus divider. To
avoid spurs in the output spectrum the quantization noise introduced in the loop by
this operation is cancelled-out by a digital to time converter (DTC), once the DTC
transfer function gain is properlymatched by digital correction algorithms [1].Digital
algorithms, in fact, provide the possibility to correct analog mismatches, non-linear
transfer functions andPVTvariationswith small headroom in termsof area andpower
consumptionwith respect to fully analog systems.Without the quantization noise and
considering a Type-II loop system the phase error between fr and fd is dominated
by random noise. This property allows implementing a small dynamic range phase
detector such as the 1-bit phase detector that reduces the power consumption and the
area occupation with respect to the multi-bit phase detector approach or the standard
charge-pump based PLL. The adoption of a DTC combined with the 1-bit phase
detector, called Bang-Bang Phase Detector (BB-PD), and digital corrections enable
then low power and low spur fractional-N frequency synthesis [1]. One of the main
challenge in the design a low power sub-6GHz Bang-Bang Digital PLL is to reduce
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the locking time and meet at the same time the stringent phase noise mask. The
locking time is exacerbated by the limited dynamic range of the Bang-Bang phase
detector and mainly depend from the loop filter parameter.
3.2 Digital PLL: Output Phase Noise and Locking
Transient
In a digital locked loop as the one in Fig. 3.1 the digital filter and algorithms are
clocked by a reference signal fr and the system should be analyzed as a discrete time
quantized system. A fair representation of this system can be done using a multi-rate
discrete time model. But neglecting the folding effect and converting the multi-rate
model at the DCO sampling rate, it is possible to derive the simplifiedmodel depicted
in Fig. 3.2 that can be used to compute the noise transfer function of the reference
phase noise r and DCO phase noise v to the output phase noise out [2].
In the represented model TR is the reference period, KBPD is the gain of the phase
detector, α and β are the loop filter parameters, KT is the DCO period gain and N
is the division factor. For a small PLL bandwidth, the equivalent continuous time


























Fig. 3.1 Generic architecture of a digital phase locked loop (DPLL), synthesized standard-cell-




















Fig. 3.2 Equivalent model of an digital phase locked loop (DPLL) at the DCO sampling rate
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The main assumption in a Bang-Bang PLL design procedure is that in the steady
state condition the 1-bit phase detector is working in the random noise regime. In
this condition the phase errort is close to zero and the gaussian distributed random
noise toggles the BB output between +1 and −1. Under this assumption and with
σt >> NβKT the KBPD value inside the Gloop(s) is related to the variance of the








Due this dependence between the Gloop(s) and the variance of the t , the mathe-
matical optimization of the output jitter is more complex with respect to the fully
analog PLL. In fact, the jitter σ 2t of the t signal is composed of the jitter from the
reference signal σ 2tr and the jitter from the feedback path σ
2
tv .
By changing the bandwidth the output jitter also changes and so does the noise
level at the phase detector input. This variation affects the Gloop(s) and therefore the
PLL bandwidth. Moreover, the value of σ 2t is the sum of the random noise jitter
σ 2t,rn plus the jitter related to the limit cycle σ
2
t,lc, that is the periodic behavior of
the state variable t induced by the loop quantization. The jitter due to the limit
cycle is relevant only in the case of low phase noise. Considering no latency in the




As explained in [3] the optimum output jitter can be found when σt,lc  σt,rn
ChoosingβKT N to keep the system in a randomnoise regimewith low noise require-
ments, has an effect also on the locking time. To properly understand the transient
behavior we have to further simplify the model in Fig. 3.2, taking into account also
the non-linear characteristic of the phase detector. In fact, during the locking tran-
sient, the t saturates the phase detector and the random noise condition is not more
valid. The phase detector can be represented with a sign function and the locking
time can be evaluated considering the transient of the DCO period TDCO [k] that is
composed by the free running period T0 and the tuning component tw[k] KT . The
equivalent model is depicted in Fig. 3.3. When the divider modulus changes from N
to N+1 the additional cycle accumulated in the feedback counter increase t error
Fig. 3.3 Generic DCO
sampling rate model of an
digital phase locked loop
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Fig. 3.4 Locking transient: (a) behavior of the main loop state variables, (b) t long locking
transient for a noise optimized PLL
saturating the phase detector. The constant output error is integrated by the loop filter
and the frequency of the oscillator is changed to reduce the time error. Each time
that the sign of the error e changes, the transient enters in a new locking segment
and the absolute value of t is reduced. When the absolute value of the time error is
comparable with the time error in the steady state condition, the system reaches the
locking state. The overall locking transient behavior, composed by the the locking
segments, is depicted in Fig. 3.4a.
Defining the deviation of the DCO period from the final steady state DCO period
TDCO [∞] at each discrete step k as T0[k] it is possible to demonstrate that the
locking time is proportional to:







Where R is the ratio between α and β. Comparing random noise condition (σt,lc 
σt,rn ) to the locking time (3.4), we can easily see that reducing βKT improves the
minimum jitter achievable by the system but heavily affects the locking time. With
the PLL parameters carefully chosen to optimize the noise, the locking transient
takes an unacceptable amount of time. For example, the locking time estimated with
(3.4) for a frequency step of 100kHz is around 9.3 ms as in Fig. 3.4b.
One way to overcome this trade-off is to change the architecture by having two
separate loops: one designed for the steady-state random noise condition and the
other for speeding-up the locking transient.
3.3 Multi-loop Architecture for Fast Locking Transient
A frequency synthesizer used as a local oscillator usually has to cover a wide tuning
range to properly downconvert different standards or channel to the baseband. For
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example a 3.7GHz DCOwith a 10% of tuning range should cover a frequency range
from 3.5 to 3.9GHz. To cover this range with a single analog controlled varactor,
keeping at the same time a fine frequency resolution (e.g. 10kHz/LSB) is not fea-
sible. In fact, to build the entire oscillator based on a single bank of minimum size
digitally switched capacitive cells, leads to thousands of control wires and connec-
tions, spoiling the DCO performance in terms of area and noise. The commonly used
approach is to design a segmented DCO, the entire tuning range is splitted into more
overlapped tuning segments.
The fine DCO thermometric capacitive bank covers the tuning characteristic of
one segment, while a coarser thermometric capacitive bank shifts this tuning segment
up or down to create the overall DCO tuning characteristic. The number of elements
for each segment and the relative gain KT are limited by performance considerations
and to avoid having a blind frequency region in the DCO tuning characteristic. A
common rule of thumb is to size the LSB of each bank equal to half of the dynamic
range of the immediately smaller bank. This ensures an overlap between two adjacent
segments ofmore than the 50%and binds themaximumvalue of KT 1 to the KT value.
The segmentation, properly controlled by a digital counter, implements different KT
gains that could be exploited to speed-up the locking transient.
From (3.4) we know that the greater the initial DCO period error, the longer
the locking transient is. Looking at the equation that describe the the phase error
trajectory t[k] = tr [k] − td [k]
t[k] = k(Tref − T0) ± βKT N −
k−1∑
i=0
(α(0 ± i) ± β)KT N + T0N
we also know that the maximum time error in a locking transient is non-linear with
respect to the initial DCO period error.
To detect the situation of a long locking transient we can insert an additional
phase detector that indicates when the phase error is above a defined threshold. The
idea is to use a phase detector with a dead zone. During the steady state the time
error is inside the dead zone and the output is zero. Outside the dead zone the phase
detector behaves as the BB-PD controlling, with a digital PI filter, a coarser DCO
bank. Moreover, this additional path has a larger value of β1KT 1 with respect to the
main loop, thus allowing a fast transient without compromising the output phase
noise. This path will be denoted as a frequency aid branch. The resulting architecture
is reported in Fig. 3.5.
As a first analysis of the model, we may conclude that the β1KT1 value does
not have limits since this branch is disabled by the dead-zone in steady state condi-
tion. But in a practical implementation, as we have seen in the DCO segmentation
design phase, KT and KT1 are bonded together and this limits the effectiveness of
this scheme. Moreover the presence of large quantization on the frequency-aid path
due the discrete number of capacitor in DCO bank causes a large deviation from
the standard trajectory and may lead to instability. The quantization and the finite
dynamic range are taking into account by the model of Fig. 3.6 by the presence of the
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Fig. 3.5 Nested loop PLL
architecture: the
frequency-aid branch is
composed by a TPD with






























Fig. 3.6 Proposed PLL
architecture: nested loop













Q blocks and the limiter blocks. In order to reduce the influence of these two effects
on the locking behavior of the loop and to set the gain for the frequency-aid without
impacting on the DCO performance, it is possible to use an alternative control path
that presents a quantization but has less effect on the locking transient.
For example, in a fractional-NPLL the divider is driven by a sigmadeltamodulator
and the quantization error is cancelled-out by a digital to time converter (DTC) to keep
theBB-PD in a randomnoise regime. The divider controlword can handle integer and
fractional divider N values with a small residual quantization in the loop. Controlling
the fractional part of the divider FCW we can add or subtract a fractional part of the
TDCO period to the signal td , acting like an intrinsic integrator in the DCO path. The
modified scheme is depicted in Fig. 3.6. Thanks to this feed-forward path, when the
time errort is larger than the frequency-aid phase detector deadzone, the same time
error is immediately reduced by λ1TDCO while the DCO frequency is adjusted by
the coarser capacitive bank. If λ1 is properly sized to keep the phase jump inside half
of the deadzone, at each locking-aid activation the trajectory will restart with a t
around zero and DCO frequency will decrease or increased at each reference cycle.
3.4 Measurement results
The PLL described in this chapter has been fully integrated in a 65nmCMOS process
(see the die photo in Fig. 3.7) and occupies a core area of 0.61mm2. The measure-
ments results were presented in [4].




The implemented frequency synthesizer for the sub-6GHz range generates an
output sinusoidal signal from 3.59 to 4.05GHz. The reference signal is generated
by an integrated reference oscillator working with an external quartz reference of
52MHz. From the die microphotograph it is possible to identify the Class-B double
tail resonators DCO as the main contributor to the active area. This technology stack
does not implement thick or ultra-thick metal, and the high LC quality factor needed
to satisfy the output phase noise mask is obtained by using a large width main
inductor. The measured output frequency can be controlled from 3.59 to 4.05GHz,
equivalent to a tuning range of 12%. The flicker corner frequency is 60kHz.
The analog blocks are placed in the space between the DCO and the crystal oscil-
lator (XO in Fig. 3.7). These blocks are the CMOS programmable multi modulus
divider (MMD), the digital to time converter (DTC) and the Bang-Bang Phase detec-
tor (a simple Flip-Flop) and they are implemented in a similar way to [1]. The 5-level
Coarse TDC is instead realized with a cascade of delay cells and Flip-Flops.
The bang-bang Phase Detector, DTC and buffers are implemented in Current
Mode Logic (CML), while the divider and TDC are in standard CMOS. The power
supply rails of the CML andCMOSblocks are separate to avoid disturbance coupling
and each one has a dedicated and integrated decoupling capacitive bank.
The total power dissipation is 5.28mW leading to a FoM of−247.5dB. Figure3.8
shows the measured phase noise. The RMS jitter (integrated from 1kHz to 30MHz)
is 182.5 fs, while the spot phase noise at 20MHz offset is−150.7dBc/Hz. This noise
satisfies the tight GSM specifications referred to a 900MHz carrier of−162dBc/Hz.
The worst measured fractional spur is −50dBc.
The locking-aid algorithm was tested by changing the divider control word and
measuring the transient of the output frequency.
Figure3.9 displays the transient response for coarse and fine frequency acquisition
(a) disabling and (b) enabling the frequency aid technique. The frequency discrim-
inator block was always enabled to guarantee at least the frequency locking. In the
first row, a fine frequency step of 1MHz is performed. Without the frequency aid
branch the transient is heavily nonlinear and the target frequency is reached after 7ms.
Instead, with the two frequency aid branches active, the lock condition is achieved
in just 110µs. In the second row of Fig. 3.9, a step of 364MHz is performed.
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Fig. 3.8 Measured output phase noise of implemented PLL at 3.8 GHz
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Fig. 3.9 Measurements of locking time with or without the locking-aid for large frequency steps:
(a) without frequency aid technique, (b) with frequency aid technique
Disabling the frequency-aid technique (while keeping the frequency discriminator
block), the circuit is unable to reach lock due to cycle slips. Enabling the frequency
aid technique the PLL locks in 5.6µs within 10MHz from the final frequency value
and takes 180µs to fall below 1kHz. Comparison with the state of the art is presented
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Table 3.1 Comparison table with other sub-6GHz DPLL
This work Ref. [5] Ref. [6] Ref. [7] Ref. [8] Ref. [9]
Architecture BB-DPLL CPPLL DPLL SSPLL DPLL DPLL
Ref. Freq. (MHz) 52 10 26 40 40 26
Out. Freq. (GHz) 3.7–4.1 5.3–5.6 2.8–3.5 10.1-12.4 2.7–4.33 2.69
Tuning range (%) 12 6 22.2 20.4 46 n.a.
BW (MHz) 0.15 0.04 0.14 0.7 n.a. n.a.
Tlock (μ s) (accuracy) 5.6/115
(10MHz)/(364kHz)
20 (n.a.) n.a. n.a. n.a. n.a.
Freq. Hop (MHz) 364 100 n.a. n.a. n.a. n.a.
PNa @20MHz (dBc/Hz) −163.3 −135.7 −162.5 −154.3 −154.0 −163.5
RMS jitter (fs) 183 n.a. 665 176 159 137
Power (mW) 5.28 19.8 15.6b 5.6 8.2 13.4
FoMc (dB) −247.5 n.a. −231.6 −247.6 −246.8 −246.0
Frac. Spur. (dBc) −50 n.a. −60 −56.6 −54 −78
Spur. Freq. (MHz) 0.5 n.a. 0.001 0.01 0.1 0.03
Area (mm2) 0.61 1.61 0.34 0.77 n.a. 0.257
CMOS process (nm) 65 180 65 28 28 14
aScaled to 900MHz
bFoM = 10log(σ/1s)2(PmW /1mW )
c Ref. and DCO buffers included
in Table3.1. The table includes only the published works at the time of the ISSCC
submission of [4].
3.5 Conclusions
This chapter presented the design and the optimization of both integrated output
jitter and locking time in digital frequency synthesizers. Due to the limited and
non-linear characteristics of the BB phase detector, the locking transient time is a
common issue in the digital BB-PD PLL architecture. The proposed new locking aid
techniques are able to break the trade-off between loop bandwidth and locking time.
With this scheme the BB digital frequency synthesizer is able to lock in 110µs for a
1MHz frequency step and in 115µs for a 364MHz frequency step without adding
any look-up table or statemachine at the system. The steady state jitter of the 3.7GHz
output signal is 182.5 fs and it is obtained by implementing an high-efficiency class
B oscillator with double tail resonator. The overall power consumption of 5.28mW
from 1.2V power supply leads to a power-jitter FoM of −247.5dB.
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The roaring demand for wireless connectivity at a low price point has, in recent years,
spurred the interest for highly-integrated transceiver solutions that are able to cut
downon expensive silicon area requirements. In this context, one of themajor limiting
factors is generally representedby the frequency synthesizer used to generate the local
oscillator signal for the transceiver. Conventionally implemented as phase-locked
loops (PLLs) based around LC-oscillators, they require large amounts of area due to
the use of integrated inductors. Ring-oscillator (RO) based frequency synthesizers,
on the other hand, ensure reduced area occupation, provide an inherent immunity to
magnetic pulling and are better suited to scaling. However, they also suffer from a
worse power vs. phase noise tradeoff with respect to their LC-based counterparts [1],
which—leading to an undesirable degradation in the overall transceiver efficiency—
prevents a more widespread adoption.
An effective way to overcome this issue, for applications that require very low
integrated jitter levels but are not constrained by tight spot-noise requirements (e.g.
IEEE802.11b and high-performance clocking), is to perform an aggressive high-pass
filtering of the RO phase noise. In principle, this could be achieved by increasing the
bandwidth of the phase-locked loop (PLL) controlling the RO. In practice, however,
the PLL bandwidth cannot be increased indefinitely, as it must remain well below
the reference frequency to ensure stability [2]. The achievable level of filtering is
therefore generally rather limited.
To increase the ring-oscillator phase noise filtering bandwidth beyond the limits
set by conventional PLLs, two architectures have been proposed: multiplying delay-
locked loops (MDLLs) [3–10] and injection-locked phase-locked loops (IL-PLLs)
[11–20]. Both architectures suppress jitter accumulation by performing a periodic
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Fig. 4.1 MDLL architecture a block diagram and b phase noise filtering capabilities
realignment of the ring oscillator edges to a cleaner reference signal edge.Whereas in
the IL-PLL case this is achieved by enforcing the crossing times of the output signal
through switch transistors—which only allow for partial realignment—MDLLs rely
on a multiplexer (MUX) placed within the RO loop to fully substitute a recirculating
edge with the cleaner reference one (Fig. 4.1). Since this effectively limits jitter
accumulation in the RO to only one reference cycle, MDLLs are able to achieve the
highest filtering bandwidth among the two architectures, at about half of the reference
frequency, fre f /2 [21]. As a result, they clearly represent the architecture of choice
for highly-efficient inductorless frequency synthesizers.
4.2 Fractional-N MDLLs
The basic MDLL architecture introduced in the previous section, inherently requires
that the output frequency be an integer multiple of the input one, so that precise edge
substitution can be achieved. However, to provide a viable alternative to conventional
LC-based PLLs, MDLLs should also be able to generate output frequencies that are
not an integer multiple of the reference one—a concept commonly referred to as
fractional frequency synthesis. Unfortunately, extending the MDLL architecture to
fractional-N operation presents some extra challenges.
The conventional approach to enable fractional-N frequency synthesis inMDLLs
[8], is illustrated in Fig. 4.2. Similarly to a PLL, the modulus control, MC[k], of the
feedback divider is dithered by a  modulator to achieve an average fractional
division factor. For the simpler case of a first-order modulator, MC[k] is switched
between two levels, N and N + 1. This, in turn, leads to a time error between the
rising reference and oscillator edges, which follows a ramp from 0 to Tv , where
Tv is the oscillator period. To avoid the spectral degradation resulting from such
a large quantization noise being introduced in the RO during edge-replacement, a
digital-to-time converter (DTC)—which is an element that allows to introduce a
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Fig. 4.2 Conventional fractional-N MDLL a implementation and b signal diagrams
Fig. 4.3 Performance gap in
state-of-the-art inductorless
frequency synthesizers
digitally-controlled delay on a signal—is placed on the reference path, to realign
the injected edges to the recirculating RO edges. The control signal for the DTC,
del[k], is derived by first accumulating the -quantization error to account for the
intrinsic frequency-to-phase integration in the MMD, and then scaling it by a proper
gain so as to match the DTC’s bit-to-time conversion gain. As a result, the required
DTC range is set by the amplitude of the  quantization error being canceled.
Unfortunately, the DTC also degrades the reference signal by introducing both
random as well as deterministic jitter, due to component noise and nonlinearities
in its bit-to-time characteristic [22], respectively. Whereas in PLLs this poses a
limited issue, since reference-path noise is largely suppressed by their narrow loop
bandwidth,MDLLs suffer froma severe degradation in the output spectrumas a result
of their much larger injection bandwidth. In fact, since the reference signal is used by
MDLLs to provide a baseline for the jitter reset in the RO, DTC jitter is transferred to
the output as-is. As illustrated by the plot in Fig. 4.3, this additional burden leads to a
substantial performance gap between the jitter-power-product figure-of-merit (FoM)
of integer-N and fractional-N inductorless frequency synthesizers, which prevents
the latter from being adopted in more demanding applications.
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4.3 Jitter-Power Tradeoff Analysis
To overcome the limitations of the conventional fractional-N MDLL architecture and
enable low-jitter and low-power operation, it is crucial to gain an in-depth under-
standing for its fundamental design tradeoffs. For the case of PLLs, [25] provides
appropriate guidelines to minimize the jitter-power product, in terms of an optimum
loop bandwidth and power partitioning ratio among building blocks. However, since
MDLLs rely mainly on edge-replacement to achieve oscillator phase noise filtering,
shifting the loop bandwidth would have little effect on the overall output jitter. There-
fore, an analytical expression for the jitter-power product should be first derived for
the specific case ofMDLL, and then analyzed to determinewhich degrees of freedom
are available for the designer to optimize the overall system performance.
To this end, accurate yet simple expressions for the oscillator and reference path
jitter contributions can be derived by leveraging the spectral estimates developed in
[26] through a time-variant modeling approach. The following assumptions—which
hold in almost all practical cases—will be considered for simplicity: (i) the output
jitter is white-noise limited, i.e. the contribution of 1/ f noise to the overall spectrum
is negligible, and (ii) the phase noise filtering effect of the tuning loop is negligible
compared to that given by the much larger injection bandwidth.
The output jitter contribution due to the RO can be derived by first approximating
the MDLL output phase noise spectrum through a Lorentzian function [21]:
S(out)φ,ro ( f ) =
Kinj
1 + ( f/ fin j
)2 (4.1)
where Kinj and fin j represent the estimates derived in [26] for the low-frequency
plateau and equivalent filtering bandwidth of an edge-realigned RO, given by:
Kinj = Lro( fre f ) · 4π
2
3
(N − 1)(N − 0.5)
N 2





(N − 1)(N − 0.5)
(4.2)
where Lro( fre f ) is the single-sideband-to-carrier ratio of the free-running oscillator,
evaluated at the reference frequency, fre f . The corresponding output phase noise
variance, σ 2φ,ro, can then be derived by symbolic integration of (4.1). Scaling the









where the multiplication factor has been assumed to be N  1. To link the jit-
ter contribution to the respective power dissipated in the RO, Pro, the commonly
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adopted figure-of-merit for oscillators, i.e. FoMro = 10 log10[Lro( fre f ) · ( fre f/ fout)2 ·











Since MDLLs rely on the reference edges to provide a baseline to which the RO
edges are periodically reset [26], the output jitter contribution due to the reference
path is, instead, transferred from the input as-is, i.e. σ 2t,re f = σ 2t,in . To link also this
contribution to the corresponding power consumption, an appropriate figure-of-merit
can be introduced. Under the assumption that the reference path components (i.e.
DTC and buffers) are CMOS-based, their jitter variance can be shown to be propor-
tional to the reference clock frequency and inversely to the dissipated power [23].
This suggests the following figure-of-merit:
FoMre f = 10 log10[(σ 2t,re f/1s2)(1Hz/ fre f )(Pref/1mW)] (4.5)
As a result, the reference path jitter contribution can be expressed as:








To derive an expression for overall jitter-power product figure-of-merit (FoM)
[25] for MDLLs, (4.4) and (4.6) can be summed and multiplied by the total power
consumption, Pro + Pref , leading to:
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· fout · 10
FoMre f
10 (4.7)
where the ratio between reference path and RO power has been defined as R =
Pref /Pro. Given that the reference and RO contributions in (4.7) exhibit opposite
dependencies on N and R, it is reasonable to assume that a global minimum for the
jitter-power product may indeed exist. To determine its value, the partial derivatives
of (4.7) with respect to N and R are taken and set to zero. The resulting system of
two equations in two unknowns can be solved for N and R, leading to the following




6 · fout · 10 (FoMre f −FoMro)/20
Ropt = 1 (4.8)
That is, the lowest jitter-power product is obtained when oscillator and reference
path power dissipation are balanced, i.e. Pro = Pref , andwhen an optimum reference
frequency (i.e. themultiplication factor, N ) is selected. The corresponding expression
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of the optimum jitter-power-product figure-of-merit can be found by plugging (4.8)




FoMre f + FoMro
] + 4 dB (4.9)
Since the optimum FoM value in (4.9) is proportional to the sum of the individual
RO and reference FoMs, the system efficiency can in principle be further improved
by acting on either of those two quantities. In practice, however, the ring-oscillator
component is bound by thermodynamic limits to a minimum value of−165 dB [28],
which can hardly be improved. The reference path, on the other hand, contains a
DTC to operate the MDLL in fractional-N mode, which provides additional degrees
of freedom to be leveraged. In fact, the analysis presented in [23] suggest two key
guidelines to this regard:
• CMOS DTCs should be preferred over fully-differential implementations, since
their jitter-power performance is remarkably superior in typical application cases;
• For a given DTC architecture, reducing the required delay-range provides themain
and most effective way to decrease jitter and thus improve FoMre f .
In addition to the jitter-power product, several other DTC design-tradeoffs benefit
from a reduction of its range as well. DTC nonlinearity, for example, also depends
on the delay-range [29]. Reducing it has therefore a positive impact on linearity and,
in turn, on calibration complexity and fractional-spur performance. Furthermore,
since the individual delay-cells typically dominate the area required for a given DTC
design, reducing the range is also beneficial to the area occupation.
4.4 DTC Range-Reduction Technique
As outlined in the previous section, reducing DTC range entails several advantages
for fractional-N MDLLdesign.Nevertheless, given that proper edge-synchronization
has to be preserved in order not to degrade the output spectrum, achieving any sig-
nificant range-reduction represents a nontrivial task. To overcome these limitations,
Fig. 4.4 introduces a technique that—by acting on both the injection path as well as
the tuning loop—allows to achieve a substantial reduction in DTC range, without
incurring in any edge-misalignment issues [10].
In regard to the injection path, range reduction is achieved as follows. Assuming
that the oscillator duty-cycle is 50%,1 an opposite polarity edge is available every
Tv/2. In principle, since only an alignment to the nearest edge is necessary for
the injection to be performed correctly, the DTC range can be reduced to Tv/2. If a
specific RO edge then happens to be of opposite polarity with respect to the reference
one, correct realignment can still be recovered by leveraging a differential oscillator
1This assumption will be relaxed in the next section, where an automatic correction circuit is
introduced to account for non-50% duty-cycles.
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Fig. 4.4 DTC range-reduction technique a schematic and b corresponding signal diagrams
implementation, and simply swapping the injected signal around. The corresponding
signal diagrams, for the simpler case of a first-order -modulator, are shown in
Fig. 4.4b. Conventionally, the delay required from the DTC follows a ramp from 0 to
Tv , as a result of the quantization noise amplitude introduced by the -modulator.
By resetting the DTC control word in the second part of the delay-ramp, i.e. after a
maximum Tv/2 delay has been reached, the rising reference edges become aligned
with falling edges in the oscillator. To match edge polarity, the reference signal is
then swapped around according to the value of a control signal, s[k], which is set to
1 during the second part of the ramp.
The s[k] control signal is derived via a successive requantization of the frequency-
control word (FCW), as shown in Fig. 4.4a. Amultiplication by two (i.e. a shift left) is
first performed on the input FCW, so that all bits of the fractional part—except for the
MSB—are requantized by the first -modulator. Its output is then divided by two
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(i.e. shifted right) to restore the correct fractional information. The resulting signal
is then fed to a modulo-2 accumulator—which essentially behaves like a single-
bit first-order -modulator—to complete the requantization of the fractional part,
providing a dithered control signal for the integer divider placed in the frequency
acquisition loop. The accumulated quantization error from the first  is used as
new control signal for theDTC,whereas the sum output of themodulo-2 accumulator
finally represents the inversion-control signal, s[k].
In the tuning loop, the DTC-reset method described so far would lead to a square-
wave-like time error at the TDC input, with a corresponding amplitude of Tv/2,
which is caused by the missing delay introduced via the DTC. To maintain lock
even under these conditions, a power-hungry multi-bit TDC would generally be
required to track the error. Then, to avoid spurious modulations of the RO, this error
would additionally require proper canceling at the TDC output. To overcome these
issues and allow for low-power and low-jitter operation, a 1-bit TDC operated in sub-
samplingmode is leveraged as follows. Conventionally, 1-bit TDCs are used to detect
time-errors in a narrow range around t = 0, for which they exhibit an equivalent
linear gain, Kpd [24]. However, by connecting the TDC in sub-sampling mode—
i.e. by allowing it to directly the oscillator signal instead of the divider output—the
time error can be detected with respect to all oscillator edges, virtually increasing its
range well above t = 0. In fact, as illustrated by the lower part of Fig. 4.4b, this
results in a 1-bit TDC characteristic with a period of Tv and gain of opposite-sign
every Tv/2. Therefore, the deterministic square-wave-like time error just shifts the
operating point for noise detection in 1-bit TDC, either around the t = 0 region or
the t = −Tv/2 one. Since both are able to provide an average linear gain, phase
detection is not compromised. To recover the correct time-error sign, the 1-bit TDC
output signal, e[k], is then simply inverted according to the value of s[k].
4.5 Implemented Architecture
Figure4.5 shows the block diagramof the proposed fractional-N MDLLarchitecture,
which has been implemented in a standard 65 nm CMOS process [10]. The system
leverages the proposedDTC range-reduction technique and the results from the jitter-
power tradeoff analysis, to achieve both low-jitter and low-power fine fractional-N
frequency synthesis.
The MDLL is based around a five-stage pseudo-differential ring oscillator, which
is tuned via current-starved NMOS transistors [8]. A simple pulser circuit, based
on an AND-gate edge detector, identifies the rising edges of the DTC-delayed
reference signal to be injected, refdtc, and controls the multiplexer accordingly.
A swapping-MUX—i.e. a transmission-gate-based multiplexer with an embedded
polarity reverser—is used to selectively swap the polarity of the differential injection
signal, whenever s[k] = 1. Since static timing offsets between the injection and tun-
ing paths would lead to reference spurs in the MDLL output spectrum, an automatic
time offset compensation is additionally used [8].
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Fig. 4.5 Block diagram of the implemented MDLL prototype
Fine frequency tuning is achieved via the previously introduced 1-bit TDC sub-
sampling loop. Coarse frequency acquisition is instead achieved bymeans of a digital
frequency-locked loop (FLL), based on a variant of [27]. It relies on a low-power,
five-level TDC to sense the coarse timing difference between rising edges of the
DTC-delayed reference signal, refdtc, and divider output, div. The TDC output is
then fed to a digital loop filter, which provides the coarse tuning information for the
RO. Once locking has been achieved, the mid-thread characteristic of the five-level
TDC ensures that the FLL enters an automatic dead-zone state (with negligible power
consumption), which is only left if a significant phase disturbance is sensed between
refdtc and div. Since the DTC range-reduction technique determines a residual Tv/2
time error between refdtc and div, false triggering of the 5-level TDCmay become an
issue in fractional-N mode. To avoid this, the s[k] control signal is also used in the
FLL to selectively resample the output of the integer-N divider, with either the rising
or the falling edge of the oscillator (out). This effectively introduces a Tv/2 additional
delay on the divided signal, which compensates for the reduced DTC range on the
reference path.
The DTC is segmented into a coarse- and a fine-resolution stage, both of which
are based on a CMOS-implementation in order to improve the overall efficiency.
The coarse DTC is implemented as a cascade of buffer cells, with an embedded
multiplexer that allows to set the effective length of the delay line. The fine DTC is
instead implemented by digitally varying the capacitive load of a CMOS inverter,
and thus its delay. Two cross-latched inverters are then additionally used to generate
the required pseudo-differential DTC output. The bit-to-time conversion gain of
the two DTCs is adjusted in background by a digital calibration block, which also
compensates for their nonlinearity and mismatches.
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Since ring-oscillators are subject to process, voltage and temperature (PVT) vari-
ations that cause their duty-cycle to vary, rising and falling edges which will not be
exactly Tv/2 apart. This, in turn, would lead to a misalignment between reference
signal and the recirculating edges, every time a polarity reversal is performed by the
swapping-MUX. To avoid the resulting degradation in the output spectrum, a least-
mean-square (LMS) based duty-cycle corrector (DCC) has also been implemented.
The DCC operates in background and provides an output value which, summed to
the DTC control word, allows to cancel the timing mismatches between reference
and RO edges through the DTC itself.
To minimize the overall jitter-power product, the MDLLmultiplication factor has
been chosen according to (4.8), and the power budget for the RO and reference-path
components has been equalized as closely as possible. Overall, the blocks running at
the reference frequency dissipate 1.64 mW at 100 MHz, and introduce about 300 fs
RMS jitter, leading to FoMre f = −328 dB. The RO, instead, dissipates 860 µW
and exhibits −119 dBc/Hz phase noise at an offset of 10 MHz, leading to FoMro =
−164 dB. As a result, the optimum value for the multiplication factor is Nopt = 16,
with a corresponding expected theoretical FoMopt = −242 dB.2
4.6 Measurement Results
The prototype, whose die micrograph is shown in Fig. 4.6, has been implemented in
a standard 65 nm CMOS process. It occupies a total core area of 0.0275 mm2, with
0.0175mm2 reserved for the digital core and 0.01mm2 for the analog blocks (exclud-
ing the output buffer). The system is capable of fine fractional-N frequency synthesis
in the 1.6-to-3.0 GHz range, with a resolution of around 190 Hz. At 1.6 GHz, the
synthesizer core dissipates 2.5 mW from a 1.2 V supply.
Figure4.7 provides the phase noise measurement in both the integer-N and frac-
tional-N modes, as well as the free-running ring-oscillator profile, around 1.6 GHz.
The corresponding RMS jitter values (integrated from 30 kHz to 30 MHz) are 334 fs
and 397 fs, for the integer-N and the fractional-N case, respectively. At 1MHz offset
from the carrier, the phase noise level is −122.37 dBc/Hz in the fractional-N mode.
Table4.1 provides a summary of the measured performances, as well as a com-
parison to other state-of-the-art fractional-N inductorless frequency synthesizers.
In the fractional-N mode, the synthesizer reaches a jitter-power FoM of −244 dB,
achieving an almost 10 dB improvement over previous state-of-the-art, and effec-
tively bridging the gap to integer-N implementations (see previous Fig. 4.3). The
corresponding bandwidth-normalized FoMnorm, which accounts for the limited jitter
2This estimate assumes an infinite jitter integration bandwidth. To account for the limited integration
bandwidth inmeasurements, a correction factor of (2/π) · log10[tan−1( fmeas/ finj)] can be introduced,
where fmeas is the upper measurement limit and finj is the injection bandwidth [10].
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Fig. 4.6 Die micrograph of the MDLL prototype, implemented in 65nm CMOS
Fig. 4.7 Phase noise spectra and corresponding jitter level, measured in the fractional-N mode,
integer-N mode and open-loop ring-oscillator
integration bandwidth in measurements [10], is−240 dB. The 2 dB discrepancy with
respect to the theoretical −242 dB prediction derived in Sect. 4.5, is likely due to
a residual power imbalance between oscillator and reference path, as well as to the
Lorentzian approximation used for the spectra.
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Architecture MDLL MDLL MDLL IL-PLL IL-PLL IL-PLL IL-PLL
Freq. Range (GHz) 1.6–3.0 0.2–1.45 1.6–1.9 0.8–1.7 N/A 0.6–1.7 1.8–2.7
Ref. Freq. (MHz) 100 87.5 50 380 48 100 64
Mult. Factor (N) 16–30 2–16 32–38 2–4 24 6–17 28–42
Output Freq. (GHz) 1.65 1.4175 1.65 1.5222 1.152 0.97 2.431
Ref. Spur (dBc) –56 –45 –47 –63 N/A N/A –43.6
Frac. Spur (dBc) –51.5 N/A –47 N/A –57 –58.8 –45.8
Power (mW) 2.5 8 3 3 19.8 2.5 1.33
Int. Jitter (ps) 0.397 2.8 1.4 3.6 1.48 1.2 1.6
FoM (dB) –244 –222 –232 –224.2 –223.6 –234.4 –234.7
FoMnorm (dB) –240 –216.6 –230.2 –219.9 –223 –226.3 –228.4
CMOS Tech. (nm) 65 65 65 65 65 65 40
Area (mm2) 0.0275 0.054 0.4 0.048 0.6 0.12 0.13
FoM = 10 log [(Jitter/1s)2 · (Power/1mW)] FoMnorm = FoM − 10 log
[
2/π · tan−1 ( fmeas/ finj)]
4.7 Conclusion
The increasing demand for low-cost wireless solutions, drives the pursuit of fre-
quency synthesizers with very small overall area occupation. In this chapter, the
design of a highly compact yet efficient inductorless frequency synthesizer has
been presented. Based on a multiplying delay-locked loop architecture, the system
achieves both low-jitter and low-power fractional-N operation, by leveraging the
results from a system-level jitter-power tradeoff analysis, combined with the intro-
duction of a novel DTC range-reduction technique. The synthesizer, implemented in
a standard 65 nm CMOS process, achieves a record jitter-power FoM of −244 dB
in the fractional-N mode, in a compact 0.0275mm2 core area.
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Chapter 5
Characterization and Modeling of
Spin-Transfer Torque (STT) Magnetic
Memory for Computing Applications
Roberto Carboni
5.1 Introduction
The ubiquitous widespread of mobile devices marked the beginning of the Internet
of Things (IoT) era, where the information is acquired, elaborated and transmitted
by billions of interconnected smart devices. IoT demanded also a paradigm shift,
from a centralized model, where acquired data was simply transmitted to a central
mainframe to be processed, to a distributed model, requiring real-time data elabora-
tion right where data is collected. For example, emerging applications such as active
healthmonitoring, drone/robot navigation and autonomous car driving, require online
elaboration ofmassive data. In this scenario, there is an ever increasing need for faster
computing and larger/faster storage available on the IoT devices themselves.
During the last 50 years information technology achieved tremendous advance-
ments in terms of computing power. This trend was made possible by the continuous
miniaturization of the metal-oxide-semiconductor field-effect transistor (MOSFET).
To describe such scaling pace, in 1965, Gordon Moore observed that the number
of transistors on a silicon chip doubled every 18 months [1], speculating that such
trend would continue in order to sustain the economics of electronics (Moore’s law).
Unfortunately, this trend is starting to slow down and is currently facing severe
challenges. The so-called heat wall is one of the challenges faced by present day
electronics [2], and one of the main aspects hindering Moore’s law. The main reason
for this high power dissipation is the increased leakage power typical of scaled tran-
sistor, which is directly connected to the Boltzmann statistics-limited sub-threshold
swing of 60mV/dec [3]. The growing difficulty in keeping up with Moore’s law is
one of the critical aspects in hindering next generation computing. Moreover, some
other challenges are not related to technology, but they are rooted in the structure
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of computer systems. In fact, the great majority of computer systems are based on
the von Neumann architecture, which is characterized by a rigid separation of logic
and memory circuits requiring a continuous movement of data between them. This
condition is usually referred as memory wall or von Neumann bottleneck [4].
Aiming at the mitigation of such effect, an improved storage solution was pro-
posed by IBM with the Storage Class Memory (SCM) concept [5]. For this purpose
it should have high read/write speeds, below 100ns like DRAM, low cost per bit,
high density and non-volatility like Flash memory. Emerging memory technologies
are considered a prominent candidate for SCM implementation thanks to their non-
volatility, lowpower/fast operation andbetter scalability [6]. Figure5.1 showsvarious
emerging memory concepts, including resistive switching memory (RRAM), phase-
change memory (PCM), ferroelectric memory (FERAM) and spin-transfer torque
magnetic memory (STT-MRAM) [7]. Table5.1 reports a comparison of emerging
memory technologies performances. They generally depend on material-based stor-
age, which relies on the physics of the constituent active materials. Each of them is
based on its peculiar transport and switching mechanisms, although sharing the two-
terminal structure, where the application of suitable voltage pulses can change one
or more properties of the active material. The remarkable properties of such switch-
ing materials enables various approaches to overcome the von Neumann bottleneck,
Fig. 5.1 Emerging non-volatile memory technologies. Although sharing the same two-terminal
structure, the controlled modulation of the device resistance is allowed by different materials and
physical phenomena. a In resistive-switching memory (RRAM) resistance modulation is due to the
formation/disruption of a conductive filament (CF) from the top electrode to the bottom electrode.
b In phase-change memory (PCM) amorphous-crystalline phase transition in the active layer allows
for different resistance states. c In ferroelectric random-access memory (FERAM), the orientation
of the electric dipoles in the ferroelectric layer causes a permanent polarization, resulting in different
resistive states. d The magnetic tunnel junction (MTJ) metal-insulator-metal structure is at the core
of the spin-transfer torque magnetic memory (STT-MRAM). Here, two resistive states correspond
to the two relative magnetic orientation of free and pinned layer
Table 5.1 Comparative table of emerging memory technologies performances
Technology RRAM PCM FERAM STT-MRAM
Cell sizea (F2) 4–12 4–30 15–34 6–50
Write time (ns) <10 ≈50 ≈30 1–10
Write current
(µA)
10–100 80–200 <100 >50
Endurance >106–1012 >109 ≈1010 >1015
aF represents the minimum feature size for a given microelectronics technological node
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such as stochastic and neuromorphic computing, which are currently under intense
scrutiny by both academia and industry [7–9].
This chapter is focused on the electrical characterization and physical modeling
of STT-MRAM technology, with emphasis on its reliability and computing applica-
tions. Firstly, the dielectric breakdown-limited cycling endurance is experimentally
characterized and understood with a semi-empirical model. Then, the cycle-to-cycle
variability occurring in STT-MRAM is studied thanks to a physics-based model of
the stochastic switching. Finally, the stochastic switching phenomenon is exploited
towards the design of true-random number generator (T-RNG) and spiking neuron
for stochastic/neuromorphic computing.
5.2 Spin-Transfer TorqueMagnetic Memory (STT-MRAM)
Among the various emerging memory technology described in Sect. 5.1, STT-
MRAM is attracting a strong interest as storage-classmemory (SCM) [5, 10], DRAM
replacement [11], and embedded nonvolatile memory [12], due to its fast switching,
non-volatility, high endurance, CMOS compatibility and low current operation [13].
In addition, STT-RAMand spintronic devices in general can be implemented in novel
non-von Neumann concepts of computing, e.g., as electronic synapse in neural net-
works [14], nonvolatile logic [15], and random number generator (RNG) [16].
STT magnetic memory has at its core the magnetic tunnel junction (MTJ), which
consists of a metal-insulator-metal tri-layered structure comprising a thin MgO tun-
nel barrier (tMgO ≈ 1nm) separating two CoFeB ferromagnetic electrodes (FMs).
One of these two electrodes, called pinned layer (PL), has a fixed magnetic polariza-
tion, whereas the free layer (FL) polarization can change between parallel (P) and
anti-parallel (AP) with respect to the PL. The relative orientation of the magnetic
polarization of the FL and PL determines two stable MTJ resistance states as a result
of the tunnel magnetoresistance effect [13].
Specifically, the P state has a relatively low resistance RP, while the AP state has
a relatively high resistance RAP. Electronic switching between the two stable resis-
tive states takes place by spin-transfer torque (STT) effect, where the spin-polarized
electrons flowing across theMTJ induce a change in the FLmagnetic polarization by
angular momentum conservation [17]. Perpendicular spin-transfer torque (p-STT),
where the polarization of the two FMs is perpendicular to the MTJ plane, demon-
strated lower switching current for the same retention time, thus enabling low-power
operation and improved area scalability [18].
Figure5.2ashowsthestructureofSTTmagneticmemorydevicesusedfor theexper-
iments described throughout this chapter. It comprises aCoFeBPL (bottomelectrode,
BE) and FL (top electrode, TE) with a crystalline MgO dielectric layer. Note that the
device shows an out-of-plane magnetized easy axis with two stable resistive states,
namely a P-statewith low resistance and anAP-statewith high resistance. Figure5.2b
shows the measured current-voltage (I-V) characteristics under quasi-static ramped
voltage (DC) conditions, where the set event, i.e. AP→P transition, occurred at a pos-
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Fig. 5.2 Perpendicular STT memory device: parallel state and antiparallel state (a). Measured and
calculated I-V curve in DC conditions (b) and corresponding R-V characteristics (c), evidencing set
(AP→P) and reset (P→AP) transitions. d Distributions of stochastic switching voltages Vset and
Vreset for 50 DC cycles. Reproduced under the terms of the CC BY 4.0 Creative Commons license
from [20]. Published 2019 IEEE
itive voltage Vset = 0.27V. The reset event, i.e. P→AP transition, occurred at a neg-
ative voltage |Vreset| = 0.27V, underlining the symmetric switching behavior of our
samples. Figure5.2c shows the resistance-voltage (R-V) curve. The figures also show
the calculated conduction characteristics by an analytical model [19].
Note that in order to drive the switching current across the MTJ, bipolar voltage
pulses are applied, hence a very large electric field develops in the nanometer-thick
MgO layer. As a consequence, this might induce degradation and time-dependent
dielectric breakdown (TDDB) in the long term. This topic will be described in
Sect. 5.3. Cycle-to-cycle repetition of the switching characteristics shows statistical
variation of Vset and Vreset. Figure5.2d shows the distributions of stochastic switch-
ing voltages Vset and Vreset for 50 DC cycles. In the thermal regime of switching,
STT-induced switching takes place by random thermal fluctuations, thus featuring
an intrinsically stochastic behavior. Sections5.4–5.5 will study stochastic switching
and describe some of its applications towards computing, respectively.
5.3 Understanding Dielectric Breakdown-Limited Cycling
Endurance
Although the cycling endurance of STT-MRAM is sometimes referred to as virtually
infinite [21], the repeated electrical stress during switching operation leads to a
breakdown-limited endurance lifetime. This poses a limitation on the applicability of
STT-MRAMasworkingmemory or in-memory computing element, where extended
cycling endurance is often a paramount requirement. Despite such relevant need for
high endurance, the characterization methodology, the physical understanding and
simulation models for breakdown-limited endurance are not yet well established.
Therefore, here are presented an experimental study and a semi-empirical model of
endurance failure in p-STT for the prediction of STT-MRAM lifetime.
Figure5.3a shows the experimental set-up for the pulsed characterization of STT
devices, including a waveform generator to apply triangular pulses for set (transi-
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Fig. 5.3 Experimental setup for real-time monitoring of the switching characteristics during AC
cycling of the p-STT devices (a) and measured waveforms of voltage and current (b). The typical
voltage waveform for switching characterization and endurance experiments comprises a positive
and a negative triangular pulses, which induce set and reset transitions, respectively. P and AP
measured resistances during cycling (c), showing TMR ≈ 50% and endurance failure after 1.5*105
cycles; median values over 10 reads are shown. After the MgO breakdown the device showed
a resistance of 300 , corresponding to the contact resistance. Number of cycles at endurance
failure NC as a function of the applied stress voltage for symmetric bipolar and for positive/negative
unipolar cycling (d). Readapted under the terms of the CC BY 4.0 Creative Commons license from
[22]. Published 2018 IEEE
tion from AP to P under positive voltage) and reset (transition from P to AP under
negative voltage) processes, while the applied VTE voltage and current I across the
MTJ were monitored by an oscilloscope. Figure5.3b shows a typical sequence of
positive set, and negative reset, showing the two switching events. By monitoring
the switching characteristics at each cycle, the observation of degradation phenom-
ena and the exact event of endurance failure is possible. This event is shown in
Fig. 5.3b, which reports the measured resistance during a typical pulsed experiment
under symmetric switching (V+ = |V−|), as a function of the number of cycles. Data
evidence clearly separate P and AP states with a TMR = R/RP ≈ 50%, where
R = RAP − RP. Cycling endurance failure is marked by an abrupt drop of read
resistance, corresponding to a hard breakdown of the MgO dielectric layer, after a
number NC of cycles. Such destructive event can be explained by defect generation
in MgO inducing a percolative path and thermal runaway [23]. After breakdown,
the device shows a TMR of 0% and a constant resistance R ≈ 300 which can be
attributed to the metal contacts and interfaces.
Figure5.3c shows the measured cycling endurance NC as a function of the applied
voltage with a pulse-width tP = 100ns. Three cycling conditions are compared in
the figure, i.e., symmetric bipolar stress with V+ = |V−|, positive unipolar stress
with V− = 0V and negative unipolar stress with V+ = 0V. NC data for positive
and negative unipolar stress show similar behaviors, evidencing a steep exponential
voltage dependence with a slope ≈50mV/dec for the three regimes in the figure. A
simple extrapolation to the switching voltage indicates an estimated NC ≈ 1018 at
V = 0.3V and tP = 100ns, which is high enough to comply with most SCM and
DRAM applications. Figure5.4a shows cycling endurance for asymmetric bipolar
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Fig. 5.4 Schematic illustration of the semi-empirical model of MgO breakdown, comprising a
defect generation phase and activation. The defects could be considered to be Oi2−−VO2+ Frenkel
pairs (e). Measured and calculated NC taking into account only defect generation process (a).
b Calculated cycling endurance considering also defect activation process, demonstrating good
agreementwith experimental data.Reproducedunder the termsof theCCBY4.0CreativeCommons
license from [22]. Published 2018 IEEE
stress, with variable V− and constant V+ = 1, 0.9 and 0.8V. The voltage depen-
dence of NC data shows two distinct regions, namely (i) region A for |V−| > V+
where data show a steep slope ≈50mV/dec, and (ii) region B for |V−| < V+ with
reduced slope ≈600mV/dec. In order to describe the dependence of NC on the volt-
age amplitude of the applied signal, a semi-empirical model of cycling endurance
was developed [19, 22]. In this model, NC is inversely proportional to the defect
concentration within the MgO layer, namely NC = NC0(nD/nD0)−1, where NC0 and
nD0 are constant and nD was calculated as nD = nD,TE + nD,BE, where nD,TE and
nD,BE are the defect concentrations originating from the TE interface and the BE
interface, respectively. Defect concentrations are given by nD,TE = nD0*RTE/R0 and
nD,BE = nD0*RBE/R0, where RTE and RBE are the generation rates describing the
cycling-induced degradation at the TE and BE interfaces, respectively, while R0 is
a constant. In crystalline MgO layer, defects might be attributed, e.g., to Frenkel
pairs of O vacancies VO2+ and O interstitials Oi2− as shown Fig. 5.4e. As depicted in
Fig. 5.4c, d, tunneling electrons are considered to have a primary role in MgO degra-
dation according to a 2-stage mechanism, including (1) defect generation (Fig. 5.4c)
and (2) defect activation (Fig. 5.4d).
In this model, defects are firstly generated by bond breaking due to tunneling
electrons releasing their kinetic energy E to the lattice. Here, defect generation prob-
ability is assumed to increase exponentially with the energy E, thus the generation
rate is given by RTE = R0exp(αV+), where α is a constant. Similarly, the generation
rate at the BE interface can be written as RBE = R0exp(α|V−|). As demonstrated
in Fig. 5.4a, the model correctly describes the steep decay of NC in region A, how-
ever the model fails to predict the weak voltage dependence in region B. To account
for the impact of the smaller voltage in the MgO degradation, we considered the
defect activation mechanism displayed in Fig. 5.4d. After a positive pulse of voltage
V+, the application of a negative pulse with amplitude |V−| < V+ can activate the
defects generated by the positive semi-cycle, e.g. by displacing an interstitial oxy-
gen ion away from the corresponding O vacancy in the newly formed Frenkel pair.
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Figure5.4b reports calculated cycling endurance with both defect generation and
activation, indicating a better agreement with data in both regions A and B.
To complete the endurance model, defect generation and activation at both inter-
faces is considered. Moreover, an explicit dependence on the pulse-widths t+ and
t− of the positive and negative pulses, respectively. The total defect density due to










5.4 Modeling Stochastic Switching in STT-MRAM
STT-based circuits for both memory and computing applications require accurate
compact model for physics-based simulations. Various STT switching models rely
on numerical simulations from the Landau–Lifshitz–Gilbert (LLG) equation [24],
which are typically too computing-intensive for electronic circuit simulators. Thus,
simple analytical compact models are the ideal candidates for such tasks [25]. Most
analytical STT switching models are limited to the thermal regime (>200ns) and
the precession regime (<1ns), even though practical STT-RAM applications mostly
work in the intermediate regime [19, 20].
To better address the cycle-to-cycle statistical variation of STT switching, the
write error rate (WER) was measured, i.e., the failure rate of the switching transition
according to the experimental technique shown in Fig. 5.5. Figure5.5a shows the
voltage waveform applied to characterize the WER of set transition, consisting of:
(1) a negative-voltage triangular pulse at V− = −0.7V to deterministically initialize
the cell in the AP state; (2) a negative-voltage square pulse for reading the cell state;
(3) a positive-voltage square pulse, with amplitude VA and duration tP, to induce the
stochastic set transition (AP→P); and (4) a positive-voltage square pulse for a final
reading to verify the cell state. Pulses (1), (2), and (4) have the same pulsewidth of
1µs, while the set pulse has a variable pulsewidth tP ranging from 40ns to 10µs.
The final state of the cell indicates the success or failure of the transition to P state.
The WER is then defined as the ratio between the number of write failures and the
total number of applied cycles. Figure5.5b shows a similar waveform for the dual
experiment, namely the evaluation of reset WER. Figure5.5c, d shows the measured
WER as a function of the voltage V applied during the stochastic square pulse for
(c) reset transition and (d) set transition at increasing pulsewidth tP. The WER drops
almost exponentially at increasing voltage. As tP decreases, the transition to low
WER occurs at increasing voltage and with decreasing slope. Data in Fig. 5.5c, d are
summarized in Fig. 5.5e, showing the Weibull scale parameter V63%, defined as the
voltage forWER= 63%, as a function of tP. The time-voltage relationship in Fig. 5.5e
is usually explained by the thermalmodel depicted in Fig. 5.5f, g. ConsideringAP→P
transition, the FL polarization experiences thermal fluctuations within the AP-state
well, while the current-induced spin torque causes lowering of the PMA barrier
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Fig. 5.5 Applied voltage waveform and corresponding read current during a WER experiment for
(a) set and (b) reset transitions. c–d Experimental results and calculations for WER as a function
of the applied voltage for different pulse widths tP. The slope reduction for shorter tP is correctly
predicted by the new compact model. eMeasured and calculated Weibull scale parameter V63% for
set and reset. PMA energy profile as a function of the FL magnetic polarization angle θ . Thermal
fluctuations induce AP→P transition across the energy barrier (f) with no applied voltage or (g)
with positive applied voltage. The energy unbalance between AP and P states originates from the
current-induced STT. Reproduced under the terms of the CC BY 4.0 Creative Commons license
from [20]. Published 2019 IEEE
EA and the consequent transition to the P-state. Assuming a linear voltage-induced






where =EA/kT, while τ 0 andVc0 are constant [26]. TheWER can thus be obtained
by a Poissonian switching probability P given by:
dP
dt
= (1 − P)
τ
, (5.3)
where τ is the characteristic switching time equal to τ th.
Calculations with the thermal model are reported in Figs. 5.5c, d and 5.6a, b,
where the Weibull plot, i.e., log(−log(WER)) is shown. Note that the thermal model
correctly predicts the linear behavior for slower tP. However, it cannot explain the
deviation from the linear behavior at tP < 200ns [20, 27]. To this purpose, Fig. 5.6c,
d reports the Weibull shape factor dlog(−log(WER))/dV as a function of voltage,
compared with the ideal value /Vc0 (i.e., the barrier lowering coefficient) from
5 Characterization and Modeling of Spin-Transfer Torque … 59
Fig. 5.6 a–b Voltage distributions in a Weibull plot, i.e. log(−log(WER)). Data show a deviation
from the expected linear dependence in thermal regime to an anomalous non-linear shape for
tP < 200ns, correctly described by the compact model. c–d Experimental and calculated Weibull
shape factor dlog(−log(WER))/dV as a function of applied voltage V, showing a drop of the barrier
lowering coefficient after a critical V*, instead of the constant value predicted by thermal model.
Reproduced under the terms of the CC BY 4.0 Creative Commons license from [20]. Published
2019 IEEE
Eqs. 5.2–5.3. Data show a drop of the Weibull shape factor beyond a critical voltage
V* ≈ 0.33V. To account for such anomalous barrier lowering at high voltage/short
times, the characteristic switching time in Eq.5.2 was rewritten as τ = τth + τ ′th ,
where τ ′th is an additional time given by:









Figures5.5 and 5.6 show the calculation obtained from Eqs. 5.3–5.4, demonstrat-
ing the strength of the compact model to account forWERwith V-dependentWeibull
shape factor in both thermal (>200ns) and intermediate regimes (<200ns) [20].
5.5 Stochastic STT Switching for Security and Computing
Although stochastic switching variability is harmful to the operation of STT-based
magnetic memory, it is considered beneficial for emerging concept such as true-
random number generator (TRNG) [16], stochastic computing [28] and brain-
inspired computing [29].
On-chip generation of true random numbers is a key feature for hardware and data
security for IoT. STT-based RNG can be designed as follows [16]: repeated square
set/reset pulses are applied to STT cell, resulting in the stochastic set/reset events in
Fig. 5.7a. Due to the stochastic tset, integration of the current along the n-th set/reset
cycle leads to a broadly-distributed charge Qn =
∫
I dt (Fig. 5.7b). The difference
Qn − Qn−1 over two consecutive cycles (Fig. 5.7c) can have either positive or nega-
tive values with 50% probability, which are then associated to random bit values 1 or
0, respectively. Figure5.7d, e shows a sample of generated random bits and the NIST
statistical test of random bits obtained by experiments and simulation with the com-
pact model. All tests are passed, thus supporting the feasibility of STT-based TRNG.
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Fig. 5.7 STT-based TRNG concept. a Measured square voltage pulses and current response for
2 consecutive cycles n−1 and n, (b) PDF of the integrated current Qn and (c) PDF of differential
charge Qn = Qn − Qn−1. d Representation of 10 kb from the random bitstream(blue dot = 0,
white dot = 1). e NIST test on 55 sequences from 1 Mb output bitstream is passed, demonstrating
good randomness quality. Copyright 2019, ACM/IEEE. Reprinted with permission from [27]
Fig. 5.8 Schematic illustration of the stochastic spiking neuron (a) and measured output spiking
activity for increasing applied voltageVA (b). Experimental and simulated exponential distributions
for spike-to-spike timetspike (c), demonstrating exponential spiking statistics. d Experimental and
calculated average voltage-dependent spiking frequency Copyright 2019, ACM/IEEE. Reprinted
with permission from [27]
Set/reset switching variability in STT-MRAM can also be exploited towards
stochastic spiking neurons (Fig. 5.8a) [27]. In the proposed spiking neuron, a STT-
MRAM cell is biased at constant voltage VA to induce stochastic set transition from
the AP state. As the switching occurs, (1) an output spike is generated and (2) the cell
is reinitialized in the AP state. Figure5.8b shows the experimental output spiking
activity at increasingVA. Spikes obey a Poissonian statistics as indicated by the expo-
nential distributions of spike-to-spike time tspike in Fig. 5.8c. Figure5.8d shows the
average spiking frequency fspike = 1/<tspike> at increasing voltage, demonstrating
a voltage-controlled spiking neuron.
Note that the compact model for stochastic switching (Sect. 5.4) fully supports the
design and simulation of STT devices for security and computing, as demonstrated
by the calculations shown in Figs. 5.7 and 5.8.
The applicability of the model to computing with spiking neurons was demon-
strated for analogue multiplication (stochastic computing) and SRDP-based [30]
spiking neural network [27].
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5.6 Conclusions
In this chapter, STT-MRAM are described as a promising candidate for storage-
class memory concept and emerging computing applications. To fully understand the
applicability and limitations of this emerging memory technology, various reliabil-
ity aspects were thoroughly studied. Firstly, a comprehensive study of breakdown-
limited cycling endurance was presented. Cycling endurance was experimentally
monitored as a function of the pulse amplitude, polarity and timing. A semi-empirical
model based on defect generation and activation in the MgO tunnel barrier allowed
for endurance understanding and prediction. Then, random switching in variability
in STT-MRAM was characterized and described through a physics-based stochastic
switching model. The compact model is capable of computing switching proba-
bility with 10−4 accuracy in the thermal regime (>200ns) and intermediate regime
(<200ns), accounting forWERdata of STT-MRAMas a function of the applied volt-
age for various pulse-widths. Finally, STT switching variability is exploited towards
the implementation of true RNG, spiking neurons, analogue stochastic multiplica-
tion and SNNs. The stochastic switching compact model is demonstrated as an useful
tool for design and simulation of future STT-based hardware security and computing
primitives.
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Chapter 6




Linear algebra problems, such as solving a linear system of equations, are the back-
bone ofmodern scientific computing and data-intensive tasks. Among these,machine
learning is currently the discipline with most effort of study from scientists and engi-
neers, to unleash the full power of computational algorithms with applications to any
aspect of our life. These powerful algorithms, such as linear and logistic regression,
are usually executed in conventional digital hardware by combining sequences of
boolean functions on binary data. Thus, computing complicated operations requires
a large memory and many computing steps. These problems are encoded in matrix
form and executed by iteratively performing matrix-vector multiplications [7, 36],
resulting in a polynomial computational time complexity, for example O(N 3)where
N is the size of the problem. In this chapter, novel analog circuits for the solution of
matrix equations in one step will be presented. Thanks to the in-memory computing
framework, the problem implementation does not require data transfer betweenmem-
ory and processing unit, resulting in unprecedented speed.With nanoscale crosspoint
resistive memories, the novel circuit requires also less area compared to traditional
technology. The results pave the way for the development of memory computing unit
to overcome the limitation of current accelerators.
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6.2 In Memory Computing
Technology scaling has been driven by Moore’s law [21] in the last decades, pre-
dicting that the number of transistors per mm2 of an integrated circuit doubles every
18 months. Figure6.1a depicts in red the exponential growth fitted from real data of
different technology node of the last 25 years and the confirmed prediction from the
future releases [28]. It is already possible to see a deviation from the ideal exponential
scaling, as the some technologies will see the market with significant delay. Moore’s
law is in fact slowing down, due to physical limits of devices scaling and increased
cost manufacturing [28]. It has also been observed [13] that the energy dissipated
by transistors has decreased exponentially with the technology node until the late
80’s. However, by now this energy should have reached the thermal fluctuation kT ,
known as Landauer limit [13], which is impossible with modern Complementary-
Metal-Oxide-Semiconductor (CMOS) technologies. Even future predictions are far
away from the Landauer limit. It is thus evident that new computing technologies
need to be developed to keep the pace with Moore’s Law and reduce the energy
dissipation. Among this, novel memory devices have attracted research interest also
from the computing community [39], in fact they have been demonstrated able of
performing traditional computing tasks such as boolean function [31].
However Moore’s law speed is not enough. Figure6.1a shows a comparison of
Moore’s law (in red) with the performance required for executing state of the art
algorithms (in blue) developed across the last years [3]. It is possible to see that
with an exponential growth of the number of floating point operations per second
(FLOP/s) that doubles every 3.4 months, the required resources scaling outperforms
Moore’s Law. This suggest that not only new materials and devices are needed to
fulfill Moore’s law requirements, but a shift of paradigm in architecture is needed
to outperform traditional computing systems. Figure6.1b shows the conventional
Fig. 6.1 a Comparison between the exponential growth of Moore’s Law (red) and the required
performance for executing modern artificial intelligence (AI) algorithms (blue), b conventional
von-Neumann architecture suffering from a bottleneck when transferring data between memory
and processing unit and c in-memory computing concept
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von-Neumann architecture [22], where the processing unit (blue) is responsible only
for executing operations whereas the memory unit (red) is responsible for storing
them. Most of nowadays computers are based on this architecture, where one or
multiple types of memory store the data with the central processing units (CPU)
or graphic processing units (GPU) performing computation. When a lot of data
need to be analyzed this architecture exposes a bottleneck in computation, known as
von-Neumann bottleneck [19], due to the time and energy spent for handling data
travelling from memory to processor and back. A new computing architecture that
avoids the bottleneck is then desired.
In-memory computing with novel resistive memories [10, 11] has been proposed
as a solution to overcome the limitation of bothMoore’s law speed and vonNeumann
bottleneck. The idea is to harness intrinsic materials properties of such memories to
create new computing paradigms based on physical laws and known as physical
computing [11, 44]. By organizing memories in crosspoint arrays it is possible then
to have a compact accelerator known as memory processing unit (MPU) [44], which
does not require data transfer and can perform computations within the memory.
Figure6.1c shows a conceptual representation of a MPU architecture, with many
memory cores interconnected with each other. The novel computing unit have been
shown to have unprecedented speed up compared with traditional and specific circuit
for acceleration [25].
6.3 In-Memory Matrix-Vector-Multiplication Accelerator
Emergingmemorydevices, commonly referred asmemristors, have recently attracted
interest for their application both as memory and computing elements. Among these,
resistive random access memories (RRAM) are a promising candidate for comput-
ing, due to their low energy operation, high endurance, small area and cost-effective
fabrication [9]. Figure6.2a shows a typical current-voltage characteristic of a RRAM
device which is depicted in the inset and made of a Ti top electrode (TE) deposited
on a HfOx layer and a C bottom electrode (BE) [2]. After a forming process it is
possible to change and modulate the conductance of the device. A positive pulse
applied from the TE to the BE will result in a filament growth from TE to BE, or
set transition, bringing the device into a low resistance state (LRS). By fixing the
maximum current flowing to the RRAMduring the set transition, namely compliance
current (IC ), it is possible to avoid hard breaks of the device oxide and modulate the
LRS conductance. IC can be fixed by an external circuit, such a SourceMeasurement
Unit (SMU), or with a transistor connected with the drain at the BE, that can also be
used as selector device in an array configuration. By applying a negative pulse the
RRAM undergoes a reset, resulting in the filament rupture and a gap formation in the
conductive path, thus an high resistance state (HRS). The gapwidth can be controlled
by the maximum applied negative voltage during reset and can be used as well to
modulate the conductance. Figure6.2b shows different measured conductance states
demonstrating the possibility of analog programming of the RRAM device. Given
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Fig. 6.2 a Resistive Random Access Memory (RRAM) I-V characteristics. By applying a positive
voltage it is possible to set the memory device into a low resistance state (LRS) whose conductance
is controlled by the maximum compliance current IC flowing during the set operation, while by
applying a negative voltage it is possible to reset the device into a high resistance state (HRS)
whose depth is controlled by the maximum applied negative voltage. Inset shows the fabricated
Ti-HfOx -C RRAM device. b Different conductance achieved by modulating IC during the set
operation. c Crosspoint memory architecture for multiply-accumulate operation. RRAM devices
are organized in an array representing an analog matrix A, by applying a voltage vector V on the
columns, the current vector I at the rows is the matrix-vector multiplication result I = GV . Inset
represent a measured programmed matrix A. d Measured (circles) and calculated (lines) currents
vector I as function of the parameter α controlling the applied voltage vector V = α[0.2, 0.3, 0.4]
with −1 ≤ α ≤ 1. Adapted from [33]
the possibility of representing in principle any given number, applications in analog
operation acceleration with RRAM devices have rapidly arisen. Different architec-
tures have been presented to accelerate analog problems such as crosspoint arrays
[40] and content addressable memories [17]. Figure6.2c shows a crosspoint array
implementation where memristive devices are arranged in a matrix form to directly
write an algebraic matrix of real positive numbers G into the RRAM conductance.
By applying a input voltage vector V on the crosspoint columns, the current flowing
through the crosspoint rows is I = GV or the dot product of matrix G by vector V .
In this way, it is possible to accelerate dot product, also referred as matrix-vector-
multiplication (MVM), in one step [10, 11]. Memristive crosspoint has been shown
able to accelerate different problems based on MVM, such as the training [16, 27,
38] and inference [20, 41] of neural networks, image processing [18], sparse cod-
ing [29], optimization problems [6, 24] and the solution of linear equations through
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iterative numerical approaches [14, 43]. Integrated circuits comprising memristive
arrays and the circuitry need to generate the input, such as digital-analog-converters
(DAC), sense and read the outputs, such as transimpedance amplifiers (TIA) and
analog-digital-converters (ADC), and cell selecting and routing, able to accelerate
MVM have been proposed [5, 37, 42], outperforming modern processor both in
throughput and energy saving [42].
6.4 One Step in-Memory Solution of Inverse Algebraic
Problems
Crosspoint arrays offer the analog capability ofwriting arbitrary positive realmatrixes
coefficients, however iterative operations are usually performed in conventional dig-
ital hardware [6, 43]. To harness the full potential of the analog approach, iterations
can be performed in the analog domain through feedback connected operational
amplifiers [23, 33, 34]. By properly programming the conductance matrix and con-
necting the feedback amplifiers, one can solve different inverse problems such as
linear systems [33], eigenvectors calculation and pageranking[32], linear and logis-
tic regressions [34].
6.4.1 In-Memory Solution of Linear Systems in One-Step
Operational amplifiers in negative feedback configuration offer analog implementa-
tion of loops. Solving a system of linear equation is the equivalent matrix operation
of performing a division between two scalars. This is the role of a TIA, an operational
amplifier with a feedback resistance R connected between the negative input and the
output. Grounding the positive input and injecting a current I on the negative input,
the output voltage will adjust on V = I R or V = I/G with G = 1/R conductance
of the resistance R. This is due to the negative feedback effect and the nature of the
operational amplifier that has a very large input impedance. By considering a matrix
version of this circuit, it is then possible to calculate the solution of a linear system
encoded in a matrix of conductance G, which is connected in feedback with opera-
tional amplifiers [33]. Figure6.3a shows the circuit schematic for a 3 equations linear
system. The system coefficients are encoded in the conductance matrix A (Fig. 6.3a
inset) measured on 9 HfOx RRAM devices arranged in crosspoint configuration.
The crosspoint rows are connected to the negative input of the operational ampli-
fiers, the columns to the output of the operational amplifiers while the positive input
of the operational amplifiers is kept connected to ground. By injecting a current I
on the rows representing the known vector of the linear system the output voltage
vector will be the solution of the linear system V = A−1 I , which is computed in
one step without digital iteration [33]. Figure6.3b demonstrate the concept showing
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Fig. 6.3 a Circuit for solving a linear system in one step comprising a cross-point array of RRAM
devices (red cylinders) programmedwith the conductancematrix A (inset), connected with the rows
(blue bars) at the negative input of operational amplifiers. By injecting a current I through the rows,
the columns (green lines) connected to the operational amplifier outputs will stabilized to a voltage
vector V = A−1 I which is the solution of a linear system. b Measurements of output voltages
(circles) and analytical (lines) solution of the linear systems AV = I with I = β[0.2; 1; 1] and
−1 ≤ β ≤ 1 as function of the controlling parameter β. The comparison of the measured voltages
with the analytical solution support the accuracy of the system. c Hardware implementation of
the circuit for solving linear systems with HfOx devices arranged on a printed circuit board with
commercial operational amplifiers controlled with an external arbitrary waveform generator. d 1-
dimensional Fourier equation encoded with 21 points in a 21 × 21 conductance matrix. e Output
voltages V (circle) simulated with SPICE for a larger circuit showing the solution of the 1-D Fourier
heat equation confirming a good agreement with the analytical result (lines). Adapted from [33]
the measured voltage V and the analytical solution of the linear system AV = I
with I = β[0.2; 1; 1] as function of the controlling parameter β, indicating a good
agreement between electricalmeasurements and analytical result. Themeasurements
were performed on a printed circuit board (PCB) with Ti/HfOx /C RRAM devices
[2] arranged on a crosspoint configuration and connected in feedback with commer-
cial operational amplifiers (Fig. 6.3c). The known vector is given as voltage with
an arbitrary waveform generator and then converted to current with input resistance
connected to the negative input of the operational amplifiers. The output voltage
is monitored with an external oscilloscope. To represent both positive and negative
coefficients of the linear system, it is possible to use two separated crosspoint that
represent the matrixes B and C , with A = B − C . By connecting matrix B to the
circuit of Fig. 6.3a, the output voltage to the matrix C through negative buffers and
feeding both matrix B and matrix C with the same input current representing the
known vector, one can solve an arbitrary linear system (B − C)V = AV = I where
A has both positive, negative and zero coefficients [33]. As an example, this circuit
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can be used to solve differential equations such as the Fourier heat equation [33].
Figure6.3d shows a 1-D Fourier heat equation encoded in its 21 × 21 discretized
matrix form, that can directly be mapped in a crosspoint array and be solved in one
step. Figure6.3e shows the output voltage vector V simulated with in SPICE rep-
resenting the solution of the problem in Fig. 6.3d for different starting temperature
compared with the analytical results and as function of the distance.
The results shows a good match supporting the use of the circuit for solving large
systems of equations. In fact, interestingly the solution time does not depends on
the matrix, thus linear system, dimension [35]. One can think about the operational
amplifier in negative feedback configuration, where the bandwidth is limited by the
loop gain and equal to fmax = GBW P · RinRin+R f whereGBW P is the gain bandwidth
product of the operational amplifiers, Rin the input resistance and R f the feedback
resistance. By considering a feedback matrix, it is possible to demonstrate that the
settling time, thus the bandwidth, is solely limited by the minimal eigenvalue of
the matrix [35] and not by its size making the time complexity O(1). This is an
unprecedented speedup compared with conventional conjugate gradient solvers [30],
where time complexity is O(N ) at its best and quantum computing [8], where the
best time complexity is O(log(N ))where N is the size (i.e. the number of equations)
in the linear system. The result supports the use of the circuit for solving systems of
linear equations in one step, outperforming digital and quantum computers.
6.4.2 In-Memory Eigenvectors Calculation in One-Step
Many scientific and machine learning problems, such as the solution of differential
equations, require not the simple solution of a linear system, but the eigenvector com-
putation.Mathematically speaking, this means to solve the equation Ax = λx , which
can be arranged such as (A − λI )x = 0. It is possible to observe that by encoding on
a crosspoint the matrix A and on a second crosspoint the diagonal matrix λI , with the
mixed matrix configuration it is possible to compute the eigenvectors with the feed-
back circuit of Sect. 6.4.1 [32, 33]. Figure6.4a shows a compact circuit schematic for
calculating the eigenvector solution where the diagonal matrix is represented with
feedback conductance Gλ. To guarantee the stability of the circuit, only the eigen-
vectors corresponding to highest positive and lower negative eigenvalue can be com-
puted. In fact the circuitworks at the boundary of stabilitywith a loop gainGLoop = 1.
Without any input current the opamp corresponding to the maximum value of the
eigenvector saturates while the others adjust resulting in an output voltage vector
V , which normalized by the supply voltage, it is equal to the normalized eigenvec-
tor x corresponding to the non-trivial solution of (A − λI )x = 0. Figure6.4a-inset
shows a programmed conductance matrix A and Fig. 6.4b the measured eigenvectors
calculation corresponding to the highest positive (red) and lowest negative (blue)
eigenvalue as function of the analytical solution, showing a good agreement. It has
to be noted that to compute the eigenvector corresponding to the negative eigenvalue
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Fig. 6.4 a Circuit for solving the eigenvector equation Ax = λx , where x is the eigenvector and
λ the maximum positive eigenvalue. With an input current I = 0, the operational amplifier corre-
sponding to the maximum value of the eigenvector x saturates. By normalizing the output voltages,
the eigenvector is found. Inset shows a 3 × 3 matrix encoded in RRAM conductance. b Experimen-
tal solution of the eigenvector corresponding to the highest positive (red) and lowest negative (blue)
eigenvalue, as function of the analytical solution. The eigenvalues are encoded in the feedback con-
ductance Gλ. c Illustration of Pagerank algorithm, web pages are represented by green circles and
the corresponding citation with blue arrows. d Stochastic link matrix corresponding to the problem
in (c), which is calculated by normalizing the boolean link matrix by the sum over each column.
e Simulation (circles) results of Pagerank problem in (c) as function of the ideal ranking. Adapted
from [33]
the analog inverter of Fig. 6.4 should be removed with the output voltages of the
operational amplifiers directly connected to the crosspoint array A. Unfortunately,
in any case the highest eigenvalue λ1 must be known. To do that it is possible to
apply iterative solution such as power iteration, or a sweep the conductance Gλ until
one of the operational amplifier saturates. However, for some applications such as
Pagerank the algorithm at the backbone of Google search engine [4], the maximum
eigenvalue is always known a priori. Figure6.4c shows an illustration of a web pages
network with pages represented with green circles and citation represented by blue
arrows. Goal of pageranking is to give a score to every webpage corresponding to its
authority, namely how many citation receives from other pages with high authority.
To do that it is possible to compute the eigenvector corresponding to the maximum
eigenvalue of a stochastic matrix, namely the boolean link matrix between webpages
normalized by the sum over each column [32, 33]. Interestingly, themaximum eigen-
value of such matrix is always known and λ1 = 1, making the system highly feasible
for giving such solution. Figure6.4d shows the stochastic matrix corresponding to
the network in Fig. 6.4c, whose SPICE simulated eigenvector solution is plotted in
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Fig. 6.4e as function of the ideal solution showing good agreement. The circuit was
also simulated with measured RRAM conductance tuned with a program and verify
algorithm showing good agreement with the Hardvard500 dataset results [32]. As
the circuit in Sect. 6.4.1, the circuit for eigenvector computation shows a constant
time complexity O(1) [32], making it aggressively interesting for machine learning
and scientific applications compared with other computing technologies.
6.4.3 In-Memory Regression and Classification in One-Step
Many computing problems have more unknowns than equations or more equations
than unknowns. The latter is the case of regression problem, which is a fundamental
machine learning model for predicting a certain data behavior or classify its class.
Linear and logistic regression are among the most used ML algorithms [1]. A linear
regression problem can be described with the overdetermined linear system Xw = y,
where X is a N × Mmatrixwith N > M , y is knownvector of size N × 1 andw is the
unknown weight vector of size M × 1. There is no exact solution to this problem,
but the best solution can be calculated with the least squares error approach, that
minimizes ||ε|| = ||Xw − y||2 which is the euclidean norm of the error. This can be
done through the Moore-Penrose pseudoinverse [26] solving the equation
w = (XT X)−1XT y. (6.1)
To calculatew is one step, it is possible to cascademultiple analog stages representing
all the parts of the equation. Figure6.5a shows a schematic of the realized circuit
for calculating linear regression weights in one step [34]. The conductance matrix
X encodes the explanatory variables while the dependent variables are injected as
current I . The output voltage of the rows amplifier will then adjust on Vrow = (V X +
I )/GT I , thanks to the transimpedance configuration. Being the columns of the right
crosspoint array connected to the input of the columns operational amplifier the
current should be equal to zero, such as
(V X + I )
GT I
XT = 0. (6.2)
By rearranging equation (6.2), it is possible to observe that the weights of equation
(6.1) are obtained in one step, without iterations as voltage V [34]. The inset of
Fig. 6.5a shows a programmed conductance matrix on HfOx arranged in a double
array configuration and representing the linear regression problemof Fig. 6.5b,which
shows a comparison of the experimental linear regression and the analytical one,
evidencing a good agreement. Interestingly, with the same circuit is also possible
to compute logistic regression in one step, thus classify data. By encoding in the
conductance matrix the explanatory variables and injecting the class as input current,
indeed it is possible to obtain the weights corresponding to a binary classification of
72 G. Pedretti
Fig. 6.5 a Circuit for calculating regressions operation trough the Moore-Penrose pseudo inverse.
Inset shows a programmed linear regression problem. b Experimental results and analytical cal-
culation of the linear regression of 6 data points. c Neural network topology implemented for the
weights optimization in one step. d Simulated weights as function of the analytical weights for the
training of the neural network classification layer. Adapted from [34]
data. To illustrate such concept it is possible for example to train an output layer of
a neural network in one step. Figure6.5c shows a neural network topology, namely
an extreme learning machine (ELM) used as example for neural network training.
The network is made of 196 input neurons (corresponding to the pixels of an input
image from the MNIST dataset reshaped on a 14 × 14 size), 784 hidden neurons
on a single hidden layer and 10 output neurons corresponding to the numbers from
0 to 9 of the MNIST dataset [15]. The first layer weights are randomized with a
uniform distribution between 1 and −1 and the output last layer is trained with
logistic regression. By encoding in the conductance matrix the dataset evaluated on
the hidden layer it is possible to use the circuit for calculating the weights of the
second layer corresponding to a single output neuron in one step [34]. Figure6.5d
shows a comparison between the analytical weights and the simulated weights with
a SPICE circuit simulation, showing little differences. The accuracy of the network
trained with the circuit in recognizing the MNIST dataset is 92%which is equivalent
to the ideal result for such network.
To evaluate the performance of the circuit it is possible to consider the number
of computing steps required for training such neural network on a von Neumann
architecture. With conventional computing approach, the complexity for calculat-
ing the logistic regression weights of equation (6.1) is composed by O(M2N ) to
multiply XT by X , O(MN ) to multiply XT by y and O(M3) to compute the LU
factorization of XXT and use it to calculate (XXT )−1. Thus, M2N + MN + M3
floating points operations are required. In the case of the training of the neural net-
work classification layer of Fig. 6.5c, 2.335×109 operations are required. Given that
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the simulated weight training with the in-memory closed loop crosspoint circuit
required 145 us [34], the circuit has an equivalent throughput of 16.1 TOPS. The
overall power consumption of the simulated circuit is calculated to be 355.6 mW
[34] per training operation assuming a conductance unit of 10μS in the circuit. As
a result the efficiency of the circuit is calculated to be 45.3 TOPS/W. As an approx-
imate comparison the energy efficiency of Google TPU is 2.3 TOPS/W [12] while
the energy efficiency of an in-memory open loop circuit is 7.02 TOPS/W [29], evi-
dencing that the in-memory closed loop solution is 19.7 and 6.5 times more efficient,
respectively. The results show the appealing feasibility of the in-memory computing
circuit for solving machine learning tasks, such as training a neural network with
unprecedented throughput.
6.5 Conclusions
In this chapter in-memory circuit accelerators for inverse algebra problems have been
presented. Compared to previous results, thanks to operational amplifiers connected
in feedback configuration, it is possible to solve such problems in just one step.
First the open loop crosspoint circuit for matrix vector multiplication is illustrated.
Then, the novel crosspoint closed loop circuits are demonstrated able of solving
linear systems and computing eigenvectors, in one step without iterations. Finally,
the concept is extended to machine learning tasks such as linear regression and
neural networks training in one step. These results supports in-memory computing
as a future computing paradigm to obtain size independent time complexity solution
of algebraic problems in a compact and low energy platform.
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Chapter 7
Development of a 3” LaBr3 SiPM-Based
Detection Module for High Resolution
Gamma Ray Spectroscopy and Imaging
Giovanni Ludovico Montagnani
7.1 Introduction
My thesiswork entails the design of each element of the instrument (Fig. 7.1). Starting
from the SiPM tile and the optimization of the instrument mechanics, through to
the development of the electronics boards and custom ASICs. The Gain Amplitude
Modulated Multichannel ASIC (GAMMA) was developed in order to match the
project requirements for a large charge dynamic range and full scale range. TheASIC
is meant to cope with the 14dB charge range provided by the SIPMs and to provide
this informationminimizing the statistical contribution to resolution degradation. The
exploitation of a Gated Integrator filter with self triggering capabilities was meant
to optimize the signal collection versus the integration of SiPM dark current. During
the years of work, me and my team of students, developed a first 8-channel ASIC,
and a second release exploiting 16 analog channels and multiplexers. The ASIC
main schematic is represented by Fig. 7.2: the core of the chip is the 16 channels
stack which exploits a current input stage, the Gated Integrator with Track and Hold
feature, an Active Gain Control and a Baseline Holder circuit [2].
7.2 Development
A peculiar feature of the GAMMAASIC is the Active Gain Change mechanism, that
profit from a “predictive” analog algorithm to choose the best gain of the amplifier
to process the input pulse in order to minimise the contribution of the output noise
as depicted by Fig. 7.3. Another important feature of the analog filter is the Baseline
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Fig. 7.1 Developed
spectrometer enclosure. The
cylindric shape is designed
to contain the crystal, the
hexagonal flange allows the
exploitation of the system in
laboratory setups and the
upper box hosts the
electronics
Fig. 7.2 GAMMA ASIC
main schematic. The analog
channel exploits a current
input stage, the Gated
Integrator with Track and
Hold feature, an Active Gain
Control and a Baseline
Holder circuit
Fig. 7.3 Active Gain
Change time diagram. The
ASIC swaps the integrating
capacitance during the
integration time sensing the
output voltage
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Fig. 7.4 Baseline Holder filter working principle. By placing a very low frequency low pass filter
in feedback to the Gated Integrator a bandpass effect is obtained
Holder used to avoid DC current integration. This 1Hz low pass filter with non-linear
behaviour is used in feedback to the Gated Integrator filter, in order to drain the DC
current from the input stage as depicted by Fig. 7.4. The non-linearity is useful to
avoid a dependence of the subtracted DC current from the amplitude of the current
pulses, but it must be dimensioned carefully in order to avoid unwanted instability
issues [1]. The final 16 channel ASIC also hosts an SPI programmable memory to
tune the filters parameters trough 7 internal DACs and a differential output buffer
to match the requirements of the external 14 differential ADC. The ASIC and the
ADC are placed on a small PCB module to be placed on a larger motherboard for
improved connectivity and modularity [3].
Data acquisition and the biasing of the detectors were also designed in order
to simplify the use of the instrument in operative conditions. An important feature
that allowed state of the art results is the SiPM gain stabilization through overvoltage
correction versus temperature variation. AnARTIX-7 FPGA, handles the acquisition
from the ASICs, data storage, processing, reconstruction algorithm and USB 2.0
communication [5] (Fig. 7.5).
Experimental measurements were performed in intermediate development steps,
confirming the high performance of the developed instrument. Considering that the
main motivation of this work was to develop the first instrument capable of detecting
rays from hundreds of thousands of electronvolts to tens of millions of electron-
volts with high efficiency and state of the art energy resolution, the large number of
active channels (120) was mandatory to achieve both spatial sensitivity and energy
resolution. The measurements performed on a preliminary detection module have
demonstrated the ability of the system to consistently achieve results in line with
expectations—even better in some cases—within the restrictions given by the lim-
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Fig. 7.5 SiPM readout and
biasing circuitry. The system
hosts 9 GAMMA ASICs,
DC/DC regulators and
FPGA for post-processing
ited number of readout channels and by the simplified microcontroller-based DAQ.
A record energy resolution of 2.58% FWHM at 662keV [4] has been achieved
coupling the designed detector with a co-doped LaBr3 crystal by Saint-Gobain as
reported in Figs. 7.6 and 7.7. This is, to the author’s knowledge, the best resolution
obtained coupling SiPM with scintillator crystals. A spatial resolution better than
10mm at the center of the matrix has been obtained dividing the matrix in just 8
macro-pixels. The measurement dataset, shown in Fig. 7.8, was used to train an algo-
rithm capable of reconstructing the horizontal position of interaction with sufficient
precision. The next step of the project is to complete the 144-SiPM matrix readout
system coupling each SiPMwith a dedicated ASIC input: this is achieved by exploit-
ing a total of 9 16-channels ASIC, of which a first release has been tested in parallel to
this thesis and the results are reported in the dedicated chapter. Thewriting of this the-
sis occurred during the beginning of the testing phase. However, up to now, the only
spectroscopic results available were obtained with single 8-channel or 16-channel
ASICs in a reduced energy range. It will be possible to read individually the 120
SiPM of the matrix, increasing the energy full scale range to meet the project specifi-
cation of 20MeV. The combination of the preliminary system developed during this
thesis work with the new 16 channels ASICs and the FPGA-based acquisition sys-
tem will allow to obtain the ultimate performances targeted by the GAMMA project,
satisfying all the requirements of the application: 120 non-merged SiPMs will allow
to reach the target energy resolution while reaching the full required dynamic range,
in conjunction with excellent spatial resolutions thanks to a large number of small
pixels and to the promising neural-network-driven algorithm whose operation will
be further refined. The new data acquisition system will permit to acquire data from
a all the ASICs even at high event rates, together with an easy management of the
SiPM bias voltage to compensate for gain variation due to temperature.
Future developments of my work could involve a better exploitation of the
FPGA capabability other than mere improvements of the developed hardware and
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Fig. 7.6 Spectra comparison
between the 8 channel and
the 16 channel ASIC readout
of the same 3” diameter
LaBr3 crystal
Fig. 7.7 Acquired spectrum
with record resolution of
2.58% @66keV obtained
from the readout of a 3”
diameter LaBr3 Sr codoped
crystal




(vertical) for the 8 different
positions corresponding to
the centers (horizontal) of the
pixels and interaction point
reconstruction results using a
cross-correlation-based
algorithm
bug corrections. Availability of computationally efficient Machine Learning (ML)
algorithms, combined to high performance, easily configurable FPGA and micro-
controllers can push the state-of-the-art performances of modern embedded sys-
tems towards better results using new, distributed architectures. The sharing of com-
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putational complexity in different node of a network or electronic system when
implementing ML poses interesting challenges and the need for new architecture
paradigms. The high energy resolution gamma spectroscopy presented in this thesis
work could use K-Nearest Neighbour algorithms for interaction point reconstruc-
tion in thick scintillation crystals coupled to large arrays of Silicon Photomultipliers
(SiPM) detectors. SiPMs are seeing an increasingly widespread use in accelerator-
based particle and nuclear physics experiment. Recent developments in SiPM tech-
nologymade them ideal candidates for themany different applications of scintillation
crystals readout, including homeland security, thanks to their large dynamic range,
quantum efficiency, robustness and immunity to external magnetic fields.
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Chapter 8
Velocity on the Web
Riccardo Tommasini
8.1 Introduction
TheWorldWideWeb (Web) is a distributed system designed around a global naming
system called URI [25]. Resources, the central abstraction, are not limited in their
scope1 and, although it is not mandatory, they are typically published along with
a representation of their state. Using Hyper-Text Transfer Protocol (HTTP), Web
applications, or more generically agents can access, exchange, and interact with
resources’ representations.
The decentralized nature of the Web makes it scalable but causes the spread
of Data Variety [36]. Indeed, resources are heterogeneous and noisy. The Web of
Data (WoD) is an extension of the Web that enables interoperability among Web
applications encouraging data sharing. Semantic technologies like RDF, SPARQL,
and OWL are the pillars of the WoD’s technological stack.
From Smart Cities [27] to environmental monitoring [1], from Social Media anal-
ysis [31] to fake-news detection [32], a growing number of Web applications need
to access and process data as soon as they arrive and before they are no longer valu-
able [16]. To this extent, the Web infrastructure is evolving,and new protocols are
emerging, e.g., WebSockets and Server-Sent Events, and Application Public Inter-
faces (API) are becoming reactive, e.g., WebHooks.
In the big data context, the challenge mentioned above is known as Data Veloc-
ity [36], and Stream Processing (SP) is the research area that investigate how to
handle it. SP solutions are designed to analyze streams and detect events [14] in real-
time. However, SP technologies are inadequate to work on the Web. Data Velocity
appears together with Data Variety and they lack flexible data models and expressive
1A resource is anything to which we can assign a Uniform Resource Identifier (URI).
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manipulation languages that are necessary to handle heterogeneous data. On the other
hand, semantic technologies are not designed for continuous and reactive processing
of streams and events. Therefore, Web applications cannot tame Data Velocity and
Variety at the same time [16].
Data Velocity and Variety affect the entire data infrastructure. On the Web,
it means technologies for the identification, representation, the interaction with
resources [25]. Therefore, our investigation focus on the following research question.
Can we identify, represent, and interact with heterogeneous streams and events
coming from a variety of Web sources?
The research question above implies that streams and events, the key abstractions
of Stream Processing, become are valid Web resources. Nevertheless, the nature
of streams and events, which as they are respectively unbounded and ephemeral,
contrasts with the nature ofWeb resources, which are stateful. How this impact iden-
tification, representation, and processing is the focus of our investigation. Notably,
the seminal work on Stream Reasoning and RDF Stream Processing has paved the
road that goes in this direction [21].
To guide the study, we follow the Design Science (DS) research methodology,
which studies how artifacts, i.e., software components, algorithms, or techniques,
interact with a problem context that needs improvement. Such interaction, called
treatment, is designed by researchers to solve a problem. The ultimate goal of DS
is to design theories that allow exploring, describing, explaining, and predicting
phenomena [51]. The validation of treatments is based on principle compliance,
requirements satisfaction, and performance analysis.
Outline. Section8.2 presents the state-of-the-art on Stream Reasoning and RDF
StreamProcessing. Section8.3 formulates the researchproblems. Section8.4presents
themajor contributions of this researchwork. Finally, Sect. 8.5 concludes the chapter.
8.2 Background
According to Cugola et al. a data stream is an unbounded sequence of data items
ordered by timestamp [14]. On the other hand, an event is an atomic (happened
entirely or not at all) domain entity that describes something that happened at a
certain time [29]. While streams are infinite and shall be analyzed continuously,
events are sudden and ephemeral and shall be detected to react appropriately.
Previous attempts to handle Data Velocity on the Web belong to the Stream Rea-
soning (SR) [22] and RDF Stream Processing (RSP) [30] literature. Existing works
discuss how to identify [7, 39] and represent stream and events [24, 35, 40], but
most of the literature focuses on processing RDF streams [11, 19, 20, 30] and detect
RDF events [4, 18]. Due to lack of space, we cannot list all the relevant works and
we invite the interested readers to consult the recent surveys [21, 30].
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Works on identification of streams and events directly refer to the notion of Web
resource [25]. Barbieri and Della Valle [7] propose to identify streams and each ele-
ment in the stream. In particular, they propose to use RDF named graphs for both the
stream (sGraph) and its elements (iGraphs). The sGraph describes a finite sub-portion
the stream Stream made of relevant iGraphs. Moreover, Sequeda and Corcho [39]’s
proposal includes a set of URI schemas that incorporate spatio-temporal metadata.
This mechanism is suitable to identify sensors and their observations but makes the
URI not opaque.
Works on representation focus on RDF Streams, i.e., data streams whose data
items are timestamped RDF graphs or triples. The Semantic Web community pro-
posed ontological models for modelling such items from a historical point of view.
However, neither of these focuses on the infinite nature of streams nor the ephemeral
nature of events. Only Schema.org recently included a class that can identify streams
as resources.2 In the context of events, relevant vocabularies are the Linking Open
Descriptions of Events (LODE) [40] and Simple Event Model [24]. Efforts on rep-
resenting RDF streaming data include, but are not limited to FrAPPe [5], which uses
pixels as an element for modelling spatio-temporal data, SSN [13] which models
sensors observations, and SIOC [33] which include social media micro-posts.
Works on interaction divide into protocols for access and solutions for process-
ing streams and events. The former successfully relies on HTTP extensions for con-
tinuous and reactive consumption of Web data, e.g., WebSockets and Server-Sent
Events. The latter includes, but it is not limited to works on (i) Analysis of streams,
i.e., filtering, joining, and aggregating; (ii)Detection of events, i.e., matching trigger
conditions on the input flow and take action, and (iii) Reasoning over and about time,
i.e., deducing implicit information from the input streams using inference algorithms
that abstract and compose stream elements.
RSEP-QL is the most prominent work in the context of Web stream and event
processing [18, 20].Dell’Aglio et al. build on the state-of-the-art SPARQLextensions
for stream analysis event detection. RDF Streams are the data model of choice.
Moreover, a continuous querymodel allows expressing window operations and event
patterns over RDF Streams.
Works on reasoning include ontology-based streaming data access (OBSDA) [11],
and incremental reasoning [19]. These approaches aim at boosting reasoning per-
formance to meet velocity requirements. Works on OBSDA use query-rewriting to
process Web streaming data directly at the source while works on incremental rea-
soning focus on making reasoning scalable in the presence of frequent updates.
8.3 Problem Statement
According to Design Science, research problems divide into Design Problems and
KnowledgeQuestions. The former are the problems to (re-)design an artifact so that it
2https://schema.org/DataFeed.
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better contributes to achieving some goal. A solution to a design problem is a design,
i.e., a decision about what to do that is generally not unique. The latter include
explanatory or descriptive questions about the world. Knowledge questions do not
call for a change in the world, and the answer is a unique falsifiable proposition.
From the related literature, it emerges that the identification of streams and events
using URIs is possible [6, 34, 39]. Moreover, new protocols like WebSockets enable
continuous data access on the Web. Therefore, our investigation focuses on how to
represent and process streams and events on the Web.
The representation problem calls for improving the Web of Data by enabling
conceptual modeling and description of new kinds of resources, i.e., infinite ones like
streams and ephemeral ones like events.
A possible solution to solving the representation problem is an ontology, i.e.,
the specialization of a conceptualizations [23]. However, existing ontologies do not
satisfy the requirements ofWebusers,when they are interested in representing infinite
and ephemeral knowledge (cf Sect. 8.2). Existing ontologies were designed to model
time-series or historical events that one can query by looking at the past. Moreover,
these works neglect the peculiar natures of stream/event transformations, which are
continuous, i.e., they last forever [26]. In practice, a shared vocabulary to describe
streams and events on the Web is still missing.
The processing problem calls for improving the Web of Data by enabling expres-
sive yet efficient analysis of Web streams and detection of Web events.
A possible solution to the processing problem is to combine semantic technologies
and stream processing ones. However, existing solutions show high-performance but
limited expressiveness or vice versa, they are very expressive but not efficient [3].
In practice, an expressive yet efficient Stream Reasoning approach that combines
existing ones was never realized [42].
Query languages, algorithms, and architectures designed to address the process-
ing problem are typically evaluated using benchmarks like CityBench [2]. However,
recent works indicate the lack of a systematic and comparative approach to artifact
validation [17, 37]. These limitations focus on two formal properties of the experi-
mental results, i.e., repeatability and reproducibility. The former refers to variations
on repeated measurements on the object of study under identical conditions. The
latter refers to measurement variations on the object of study under changing exper-
imental conditions.
Therefore, we formulate an additional validation problem that calls for improving
validation research by enabling a systematic comparative exploration of the solution
space. A possible solution to the validation problem is a methodology that guides
researchers to design reproducible and repeatable experiments.
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8.4 Major Results
In this section, we present the significant results of our research work. The various
contributions are organized according to the identified problems.
Our primary contribution to solving the representation problem is the Vocabulary
for Cataloging Linked Streams (VoCaLS) [50]. VoCaLS is an OWL 2 QL ontol-
ogy that includes three modules: a core module that enables identifying streams as
resources; service description that allows describing streamproducers and consumers
as well as catalogs, and provenance that allows auditing continuous transformations.
Following the design science methodology, we inquired the community to collect
our requirements [38]. Then, to verify VoCaLS compliance, we used the vocabulary
in real-world scenarios. Moreover, we validated VoCaLS by expert opinion (peer
review) and using Tom Gruber’s ontology-design principles [23]. Listing 1 shows
an example of a stream description and publication. It shows that VoCaLS allows (i)
identifying the stream as a resource, e.g., an RDF Stream; (ii) it provides providing
a static stream description including metadata like the license; it enables (iii) access-
ing the stream content via endpoints that decouple identification (which happens via
HTTP) from consumption that uses more appropriate protocols, e.g., WebSockets.
PREFIX : <http://linkeddata.stream/resource/> .
<http://linkeddata.stream> a vsd:PublishingService .





dcat:description "stream of sensors observations".
:stream1 a vocals:RDFStream ;




Listing 1 Example of RDF stream using VoCaLS.
Our primary contribution to solve the processing problem is the Expressive Lay-
ered Fire-hose (ELF) (formerly streaming MASSIF) [9]. ELF is a stream reasoning
platform designed after a renovated Cascading Stream Reasoning (cf Fig. 8.1). ELF
can identify the best trade-off between efficiency and expressiveness. To this extent,
it organizes the stream reasoners in a layered network and orchestrates the processing
to be inversely proportional to the input streams rate.
In theContinuousProcessing layer (L1), data are in the formof structured streams.
L1’s operations are elementary and can sustain very high-rates (millions of items per
minute). Examples of operations include filters, left-joins, and simple aggregations.
In this level, data streams can be converted to foster data integration in the lay-
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Fig. 8.1 A renovated
Cascading Reasoning vision
w.r.t. [41]
ers above. Possible implementations leverage on window-based stream processing
languages for structured data like Streaming SQL [49].
The Information Integration layer (L2) aims at building a uniform view over the
input streams using a conceptual model. In L2, data streams are typically semi-
structured, e.g., RDF Stream. L2’s operations are slightly more complex than L1’s,
e.g., pattern matching over graph streams, and the input rate is reduced to hun-
dreds of thousands items per minute. Moreover, at this level, data streams can be
interpreted using background domain knowledge. In these regards, our further con-
tribution is C-SPRITE, i.e., an algorithm for efficient hierarchical reasoning over
semantic streams [10]. C-SPRITE applies a hybrid reasoning technique that outper-
forms existing reasoners for Instance Retrieval, even when the number of sub-classes
to check is more than a hundred. Possible implementations of this layer include RSP
engines, which allows enriching and joining multiple streams, or approaches for
Ontology-Based streaming data access [12].
The Reactive Inference layer (L3) calls for reactive operations that combines and
compare high-level abstractions from various domain. In L3, streams are usually
symbolic, e.g., event types, and operations can be very expressive because they
deal with a reduced input rated (thousands of items per minute). Possible reasoning
framework that are suitable for L3 are Description Logic (DL), temporal logical,
and Answer Set Programming (ASP). Our further contribution concerning L3 is
Ontology-Based Event RecognitiON (OBERON) (formerly OBEP) [9, 10, 43], i.e.,
(i) is an A Domain-Specific Language that treats events as first-class objects [43].
OBERON uses two forms of reasoning to detect and compose events over Web
streams, i.e.,DescriptionLogics reasoning andComplexEventRecognition.Notably,
machine learning techniques such as Bayesian networks or hidden Markov models
are also suitable approaches for this layer.
The investigation related the validation problem develops in [46–48]. Validation
research is comparative, and thus, it relies on the notion of experiment [28]. To
guarantee repeatability and reproducibility, researchers must have full control over
both the experimental environment and the object of study. Thus, our main research
contribution to solve the validation problem are (i) a methodology for experiment
design for RSP [42] and the architecture for an experimental environment based on
the notion of Test-Stand [46], and (ii) a Web environment for experimentation called
RSPLab, which guarantees reproducibility and repeatability of experimental results
using containerization techniques in the context of RDF Stream Processing.
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Moreover, in [44], we highlight the issues related to designing a query language
based on RSP-QL formalization that treats streams as first-class objects and keeps
the constructs minimal, homogeneous, symmetric and orthogonal [15]. The work
evolved into a reference implementation for RSP-QL called YASPER [45] and a
framework for rapid-prototyping.3
8.5 Conclusion
In this chapter, we summarize the work presented by the research work on represent-
ing and processing streams and events on the Web.
With the growing popularity of data catalogs like Google’s Dataset Search [8],
the research around VoCaLS is potentially impactful. Streams and events are novel
kinds of Web resources that are relevant for a number of applications. VoCaLS is a
first step towards modelling unbounded and/or ephemeral knowledge. Nevertheless,
more work is left to be done in terms of knowledge representation and reasoning. To
this extent, an updated version of VoCaLS, which includes better conceptualizations
for Web streams and events, is in progress.
Moreover, with the spread of Knowledge Graphs (KG), efficient yet expressive
reasoning techniques are relevant as never before. Indeed,KGs are vast and constantly
evolving. Therefore, scalable and event-driven reasoning techniques look promising.
In particular, the work on C-SPRITE hits a significant trade-off between expressive-
ness and efficiency. In these regards, pushing efficient reasoning further to incor-
porate more sophisticated language features, e.g., transitive property, is extremely
appealing.
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Chapter 9
Preplay Communication in Multi-Player




The computational study of game-theoretic solution concepts is fundamental to
describe the optimal behavior of rational agents interacting in a strategic setting, and
to predict the most likely outcome of a game. Equilibrium computation techniques
have been applied to numerous real-world problems. Among other applications, they
are the key building block of the best poker-playing AI agents [5, 6, 27], and have
been applied to physical and cybersecurity problems (see, e.g., [18, 20, 21, 30–32]).
In this section, we start by presenting a simple example and reviewing the funda-
mental model of sequential games with imperfect information. Then, we give a brief
overview of problems involving preplay communication, which will be the focus of
this summary.
9.1.1 Motivating Example
The following simple example shows that, even in toy problems, preplay communi-
cation can give a significant advantage to players that decide to implement it.
Example 1 (A simple coordination game) There are three players and each player
has two available actions (which are denoted by left and right). Moreover, player
1 and player 2 have identical goals, while player 3 has the opposite objectives.
Therefore, player 1 and 2 will try to maximize their expected utilities and player 3
will act as an adversary, whose goal is minimizing player 1 and 2’s expected utility.
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The strategic interaction goes as follows: as the game starts, each player has to
select one action, without observing the choice of the others. Player 1 and 2 receive
a payoff of K > 0 if they correctly guess the action taken by player 3 (e.g., when
player 3 plays Left, player 1 and 2 are rewarded K if they both play Left), and they
receive payoff 0 otherwise. Player 3 receives a payoff of−K whenever player 1 and
2 receive payoff K , and 0 otherwise.
The best that player 3 can do in order to fool the other players is selecting an
action between Left/Right with equal probability. Intuitively, this is the strategy
of player 3 which makes it more difficult for the others to guess the action he/she
chose. On the other hand, since player 1 and 2 have equal objectives, it may be
profitable for them to jointly plan their strategies before the beginning of the game.
Specifically, they could decide to play actions (Left,Left)with probability 0.5, and
actions (Right,Right)with probability 0.5. In this way, they would be able to avoid
outcomes with rewards always equal to 0 in which they play different actions from
each other. Before the beginning of the game, player 1 and 2 could toss a coin and
select whether to play (Left,Left) or (Right,Right) depending on the outcome
of the coin toss. In this way, the expected utility of player 1 and 2 would be K/2
as they would reach each outcome with payoff K with probability 0.25. If player 1
and 2 decided not to communicate before the beginning of the game the best that
they could do is employing player 3’s strategy (i.e., selecting one of their actions
randomly). In this way, player 1 and player 2 would get a payoff of K/4, since each
outcome with payoff K is reached with probability 0.125.
Even in such a simple game the possibility of exploiting preplay communication
yield an increase of 50% in the expected utility of players who adopted it. This
increase can be arbitrarily large in game instances which are slightly more com-
plex [13]. In the remainder of this summary, we will discuss how to model such
strategic scenarios and review some recent results related to these problems.
9.1.2 Sequential Games with Imperfect Information
We focus on a powerful model of strategic interaction which can model sequential
moves, imperfect information, and outcome uncertainty. An extensive-form game
(EFG) (a.k.a. a sequential game) models a sequential interaction among players. An
EFG is represented as a game tree, where each node is identified by the ordered
sequence of actions leading to it from the root node. Each node represents a decision
point of the game and is associated to a single player,who has a set of available actions
at that node represented by its branches. A payoff for each player is associated to
each leaf node (terminal node) of the game tree. Finally, exogenous stochasticity is
modeled via a virtual player (a.k.a. nature or chance) that plays non-strategically
(i.e., it plays according to a fixed strategy). Chance is used to describe, e.g., the
probability of receiving a certain hand in a card playing game. We say that a two-
player game is zero-sum if, for each terminal node, the sum of the utilities of the
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Fig. 9.1 The game described in Example 1. Decision nodes of each player are denoted by the
number of the player taking action at that decision point. Each player has a single information set.
Nodes belonging to the same information set are within the same grey area. Terminal nodes show
the payoffs of player 1 and 2. Branches of the tree in red highlight the pairs of actions that player 1
and 2 should play when using preplay communication
two players equals 0. A game is constant-sum if, for each terminal node, the sum of
players’ utilities is equal to a certain constant. If this does not hold, we say that the
game is general-sum.
In general, a player may not be able to observe all the other players’ actions, and
players may have information on the state of the game which is not shared (i.e., in
poker each player does not know other players’ hands). Imperfect information is
represented via information sets (or infosets), which group together decision nodes
of a certain player that are indistinguishable to her. We assume players have per-
fect recall, that is they have perfect memory of their past actions and observations.
Figure 9.1 shows the EFG representing the game described in Example 1.
The most widely adopted notion of equilibrium is that of Nash equilibrium [29]:
each player should not have incentives in deviating from his/her strategy, assuming
the other players do not deviate either. InExample 1, players reach aNash equilibrium
when each of them selects an action according to a uniform probability distribution
over the available actions.
9.1.3 Preplay Communication
In the context of imperfect-information games, a vast body of literature focuses on
the computation of Nash equilibria in two-player, zero-sum games (see, e.g., [19, 33,
34]), where recent results demonstrated that it is possible to compute strong solutions
in theory and practice.
While relevant, two-player, zero-sum games are rather restrictive, as many prac-
tical scenarios are not zero-sum and involve more than two players. Moreover, espe-
cially in general-sum games, the adoption of a Nash equilibrium may present some
difficulties when used as a prescriptive tool. Indeed, when multiple Nash equilibria
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coexist, the model prevents players from synchronizing their strategies, since com-
munication between players is prohibited. In real-world scenarios, where some form
of communication among players is usually possible, different solution concepts are
required as communication allows players for coordinated behaviors.
We focus on scenarios where players can exploit preplay communication [24, 25],
i.e., players have an opportunity to discuss and agree on tactics before the game starts,
but will be unable to communicate during the game. Consider, as an illustration, the
case of a poker gamewhere multiple players are colluding against an identified target
player. Colluders can agree on shared tactics before the beginning of the game, but
are not allowed any explicit communication while playing. In other settings, players
might be forced to cooperate by the nature of the interaction itself. This is the case,
for instance, in Bridge. Preplay players’ coordination introduces new challenges with
respect to the case in which agents take decisions individually, as understanding how
to coordinate before the beginning of the game requires reasoning over the entire
game tree. It is easy to see that this causes an exponential blowup in the agents’
action space and, therefore, even relatively small game instances are usually deemed
intractable in this setting.
Whenmodeling preplay communication, it is instructive to introduce an additional
agent, called the mediator, that does not take part in the game, but may send signals
(usually actions’ recommendations) to other players just before the beginning of the
game. In the following sections, we explore different forms of preplay coordination in
sequential games. The scenarios we consider can be classified through the following
questions: (i) who is receiving the mediator’s recommendations? (ii) do players
have similar goals? (iii) is the mediator self-interested? and does the mediator have
more information on the state of the game than other players? When the mediator
is sending signals only to members of the same team we talk about adversarial
team games (Sect. 9.2). In more general settings, players may not have identical
objectives. In these scenarios, the mediator has to accurately plan incentives for
each individual player and the problem becomes the computation of a correlated
equilibrium (Sect. 9.3). Finally, the mediator may hold more information than the
players of the game, and he/she may be willing to use this information asymmetry
to achieve his/her own goals. This setting is modeled via the Bayesian persuasion
framework (Sect. 9.4).
9.2 Adversarial Team Games
A recent line of research focuses on preplay communication in team games. A team
of agents is defined as a set of players sharing the same objectives. Following this
simple definition, player 1 and 2 of Example 1 form a team. An interesting problem
is understanding how team members can coordinate their actions when facing an
opponent (e.g., player 3 in the example).Wecall these gamesadversarial team games.
Even without communication during the game, the planning phase gives the team
members an advantage: for instance, the teammembers could skew their strategies to
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use certain actions to signal about their state (for example, in card-playing games, the
current hands they’re holding). In other words, by having agreed on each member’s
planned reaction under any possible circumstance of the game, information can be
silently propagated in the clear, by simply observing public information.
Initially, adversarial team games where studied in games with simultaneous
moves [2, 4]. Celli and Gatti [13] first studied the setting in which a team of agents
faces an adversary in a sequential interaction. This work formally defines the game
model and shows that different forms of intra-team communication result in different
models of coordination: (i) a mediator that can send and receive intraplay signals
(i.e., messages are exchanged during the execution of the game); (ii) a mediator
that only exploits preplay communication, sending recommendations just before the
beginning of the game; (iii) team members jointly plan their strategies, but have
no access to a mediator to synchronize action execution. The main focus has been
on the second scenario, where only preplay communication is possible. Scenarios
(i) and (iii) are instructive to understand the advantages of different forms of intra-
team communication. These different coordination capabilities are compared via the
analysis of inefficiency indexes measuring the relative losses in the team’s expected
utility. Interestingly, their experimental evaluation shows that, in practice, preplay
communication is often enough to reach near-optimal performances. An application
of these techniques is the work of Basilico et al. [3], where team games are used to
coordinate patrollers in environments at risk.
Motivated by the complexity of the problem of coordinating team members with
preplay communication, Farina et al. [23] present a scalable learning algorithm to
compute an approximate solution to this problem. In doing so, the authors highlight
a strong analogy with imperfect-recall games, and propose a new game representa-
tion, called realization form, which can also be applied to this setting. Then, they
exploit the new representation to derive an auxiliary construction that allows one
to map the problem of finding an optimal coordinated strategy for the team to the
well-understood Nash equilibrium-finding problem in a (larger) two-player zero-
sum perfect-recall extensive-form game. By reasoning over the auxiliary game, they
devise an anytime algorithm, fictitious team-play, that is guaranteed to converge to
an optimal coordinated strategy for the team against an optimal opponent. Then,
they demonstrate the scalability of the learning algorithm on standard imperfect-
information test instances (such as, Leduc hold’em poker and Goofspiel).
9.3 Correlated Equilibria in Sequential Games
The members of a team share the same objectives. Therefore, the mediator does not
have to enforce any incentive-compatibility constraint. However, it may happen that
agents receiving mediator’s recommendations do not share the same objectives. In
this case, the mediator has to incentivize each player to follow moves’ recommenda-
tions. Here, the mediator is assumed to be benevolent, i.e., she aims at maximizing
the expected social welfare of the game.
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We briefly discuss some works investigating whether correlation can be reached
efficiently even in settings where players have limited communication capabilities
(i.e., they can only observe signals before the beginning of the game). Therefore, we
focus on sequential games in which only preplay communication is admitted, and
study correlated equilibria that allow the mediator to recommend actions just before
the playing phase of the game (namely, the correlated equilibrium (CE) [1] and the
coarse correlated equilibrium (CCE) [28]).
These problems have been proved to be computationally hard in most settings.
Celli et al. [11] provide several results characterizing the complexity of computing
optimal (i.e., social welfare maximizing) CEs and CCEs, and their approximation
complexity. First, in an extended version of the paper, they prove that approximating
an optimal (i.e., social welfaremaximizing) CE is not in Poly-APX even in two player
games without chance moves, unless P= NP. Next, they identify the conditions for
which finding an optimal CCE isNP-hard. However, they show that an optimal CCE
can be found in polynomial-time in two-player extensive-form gameswithout chance
moves. Finally, Celli et al. [14] complete the picture on the computational complexity
of finding social-welfare-maximizing CCEs by showing that the problem is not in
Poly-APX, unless P = NP, in games with three or more players (chance included).
There are various algorithms for computing CCEs in general-sum, multi-player,
sequential games. Celli et al. [11] provide a columngeneration framework to compute
optimal CCEs in practice, and show how to generalize it to the hard cases of the prob-
lem. Celli et al. [14] focus on the problem of computing an ε-CCE (i.e., an approxi-
mate CCE). The authors present an enhanced version of CFR [34] which computes
an average correlated strategy which is guaranteed to converge to an approximate
CCE with a bound on the regret which is sub-linear in the size of the game tree.
9.4 Bayesian Persuasion with Sequential Games
Finally, it may happen that the mediator is self-interested, and may exploit asym-
metries in the availability of information to design a signaling scheme, in order to
persuade players to select favorable actions. In this setting, the mediator is looking
for a way to coordinate the individual behavior of each player in order to reach a
preferred outcome of the game.
Celli et al. [12] examine information-structure design problems as a means of
forcing coordination towards a certain objective. More precisely, they start from the
usual scenariowhere amediator can communicate action recommendations to players
before the beginning of a sequential game. Suppose that parties (i.e., the mediator
and the players) are asymmetrically informed about the current state of the game.
Specifically, the mediator is able to observe more information than the other players.
Celli et al. [12] pose the following question: can the mediator exploit the information
asymmetry to coordinate players’ behavior toward a favorable outcome?
This problem can be accurately modeled via the Bayesian persuasion frame-
work [26]. Celli et al. [12] investigate private persuasion problems with multiple
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receivers interacting in a sequential game, and study the continuous optimization
problem of computing a private signaling scheme which maximizes the sender’s
expected utility. The authors show how to address sequential, multi-receiver settings
algorithmically via the notion of ex ante persuasive signaling scheme, where the
receivers commit to following the sender’s recommendations having observed only
the signaling scheme. They show that an optimal ex ante signaling scheme may be
computed in polynomial time in settings with two receivers and independent action
types, which makes ex ante persuasive signaling schemes a persuasion tool which
is applicable in practice. Moreover, they show that this result cannot be extended to
settings with more than two receivers, as the problem of computing an optimal ex
ante signaling scheme becomes NP-hard.
9.5 Discussion and Future Research
The research on equilibrium computation in general-sum, multi-player, sequential
games has not yet reached the level of maturity reached in the two-player, zero-
sum setting, where it is possible to compute strong solutions in theory and prac-
tice. In these settings, equilibrium selection problems may render the choice of the
appropriate solution concept not obvious, since the Nash equilibrium may not be
the appropriate one. Many practical scenarios allow for some form of communi-
cation, mitigating the equilibrium selection issue. In this summary, we presented
some multi-player problems where players can reach some form of coordination via
preplay communication.
There are many interesting questions that need to be addressed in the future. We
outline some of them for each of the settings we described. First, it would be interest-
ing to develop a scalable end-to-end approach to learning anoptimal teamcoordinated
strategy without prior domain knowledge. Some works going in this direction are
Chen et al. [17], Celli et al. [10]. Moreover, as pointed out by Celli et al. [16], the
study of algorithms for team games could shed further light on how to deal with
imperfect-recall games, which are receiving increasing attention in the community
due to the application of imperfect-recall abstractions to the computation of strate-
gies for large sequential games. As for the computation of correlated equilibria in
sequential games, it would be interesting to further investigate whether it is possible
to define regret-minimizing procedures for general EFGs leading to refinements of
the CCEs, such as EFCCEs [22]. A recent work studying a related problem is Celli
et al. [15]. Finally, it would be interesting to complement recent works on Bayesian
persuasion problems such as Castiglioni et al. [7–9] with scalable algorithms that
can be effectively applied to real-world problems.
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Leadership Games: Multiple Followers,
Multiple Leaders, and Perfection
Alberto Marchesi
10.1 Introduction
Over the last years, algorithmic game theory has received growing interest in AI, as
it allows to tackle complex real-world scenarios involving multiple artificial agents
engaged in a competitive interaction. These settings call for rational agents endowed
with the capability of reasoning strategically, which is achieved by exploiting equilib-
rium concepts from game theory. The challenge is to design scalable computational
tools that enable the adoption of such equilibrium notions in real-world problems.
The recent advances in the development of equilibrium-finding techniques have
lead to the successful application of game-theoretic models in real-world settings.
For instance, game theory has been extensively adopted in security domains, with the
goal of devising protection strategieswhich are robust against strategic attackers [47].
Other applicationdomains are found in the Internet,where interactions involvingmul-
tiple strategic agents naturally arise, given the intrinsic distributed nature of the net-
work. One examples is, among others, the problem of designing auction mechanisms
for web advertising [23, 27]. Moreover, great achievements have been made towards
the development of artificial agents capable of beating human professional in large
two-player zero-sum recreational games like Chess [11], Go [46], and Poker [9, 10].
Despite the great attention devoted to algorithmic game theory in the last years,
most of the works in the literature study (relatively) simple settings involving only
two players with opposite objectives, i.e., two-player zero-sum games. In such mod-
els, there is a clear and well-established definition of solution, in which each player
aims to maximize her utility given that the opponent acts so as to minimize it. In
zero-sum games, this definition corresponds to that of Nash equilibrium. Thus, con-
siderable efforts have been devoted to studying the problem of computing (possibly
approximate) Nash equilibria in such settings. Instead, more complex games where
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there aremore than two players and/or arbitrary, i.e., general-sum, utilities are widely
unexplored. In such scenarios, there is no clear definition of solution to a game, as
this strongly depends on the specific application that one wish to represent. As a
result, many solution concepts other than the Nash equilibrium have been introduced
and studied. However, there is still a lot of work to be done on the computational
side, as the algorithmic works on multi-player general-sum games are only few.
In this work, we study settings beyond two-player zero-sum games, focusing on
a particular game paradigm which leads to the definition of what is known in the
literature as the Stackelberg equilibrium.
10.2 The Stackelberg Paradigm
The Stackelberg paradigm was originally introduced by von Stackelberg in 1934 to
model economic situations where a firm (the leader) moves first and, then, another
firm (the follower) moves second by reacting to the first firm’s move [50]. Recently,
this paradigm was brought to new attention by the work of [7], who study a variant
of the original Stackelberg paradigm in which the leader commits to a (possibly
randomized, i.e., mixed) strategy beforehand, while the follower decides how to play
after observing the leader’s strategy. In general settings involving multiple players,
a Stackelberg game is characterized by a group of players who act as leaders with
the ability to commit to (possibly mixed) strategies beforehand, whereas the other
players are followers who observe the commitment and decide how to play thereafter.
Over the last years, Stackelberg games and their corresponding Stackelberg equi-
libria have received growing attention in the AI literature, where the computational
problem of finding such equilibria in often referred to as the problem of computing
optimal strategies to commit to [20]. This surge of interest was motivated by the suc-
cessful applications of Stackelberg games in many interesting real-world settings. In
particular, among the others, the security domain is the most explored one, and, in it,
different gamemodels have been introduced, usually referred to as security games [2,
29, 42, 47]. In such models, there is a defender that has to protect some valuable tar-
gets froman attacker,who canwaitwhile observing the defender’s protection strategy
before deciding where, when and how to attack. This scenario naturally fits into the
Stackelberg model, where the defender is the leader and the attacker is the follower.
Other interesting applications are found in toll-setting games, where the leader is
a central authority which collects tolls from the users of a network who, acting as
followers, decide on how to best travel through the network so as to minimize their
cost after observing the pricing strategy chosen by the authority [30, 31]. Besides
the security domain and toll-setting games, applications of Stackelberg games can be
found in, among others, interdiction games [12, 39], network routing [1], inspection
games [3], and mechanism design [44].
Despite the attention that Stackelberg games received from the AI literature, most
of the works related to them focus, with some exceptions (see, e.g., [7, 19, 26]),
on particular game settings that involve only two players (i.e., one leader and one
follower) and enjoy specific structures, as it is the case in security games. It is worth
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pointing out two works that study general Stackelberg games with a single leader
and multiple follower; specifically, [7] study the case in which the followers play
a Nash equilibrium given the leader’s commitment, whereas [19] address the case
where they play a correlated equilibrium.
Let us also notice that, while some works (see, e.g., [8, 16, 32]) address the
computation of Stackelberg equilibria in games with a sequential (i.e., tree-form)
structure, none of them investigates refinements of such equilibria. This is surprising
as refinements have been extensively studied for the Nash equilibrium, since it is
well-known that classical (unrefined) solution concepts may lead to a sub-optimal
behavior off the equilibrium path in games with a sequential structure (see [24, 49]
for some references on the topic).
10.3 Stackelberg Games with Multiple Followers
We address Stackelberg games with a single leader and multiple followers. Follow-
ing [7], we study settings in which, after observing the leader’s commitment, the
followers play a Nash equilibrium in the resulting game. We refer to this solution
as Stackelberg-Nash equilibrium. We focus on the case in which the followers are
restricted to pure (i.e., non-mixed) strategies, as the general problem with followers
playing mixed strategies is already known to be computationally intractable [4]. This
restriction leads to interesting computational complexity results. Moreover, this is
without loss of generality in games that always admit pure-strategy Nash equilibria,
as it is the case for congestion games [43].
We study the problem of computing Stackelberg-Nash equilibria, focusing on two
cases: the one in which the followers break ties in favor of the leader (what is usually
referred to as a strong equilibrium), and the case where they break ties against the
leader (leading to a weak equilibrium). Moreover, we analyze three different classes
of games, namely, normal-form games, polymatrix games, and congestion games.
Table 10.1 shows our contributions related to Stackelberg games with a single
leader, summarizing the computational complexity and the algorithmic aspects of the
problems we study, with focus on normal-form, extensive-form, Bayesian, and poly-
matrix games. The table also shows, for comparison, other state-of-the-art results,
including those about single-leader single-follower Stackelberg games (our origi-
nal contributions are those without a reference). Our contributions on Stackelberg
congestion games are instead detailed in Table 10.2.
10.3.1 Norma-Form Stackelberg Games
Since a strong Stackelberg-Nash equilibrium (with followers restricted to pure strate-
gies) can be computed efficiently (in polynomial time) by solving multiple linear
programs (LPs), we entirely devote our analysis to the weak case (with, again, fol-
lowers restricted to pure strategies). In terms of computational complexity, we show
that, differently from the strong case, in the weak one the equilibrium-finding prob-
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Table 10.1 Summary of the results on the computation of Stackelberg equilibria in normal-form
Stackelberg games, Bayesian Stackelberg games, extensive-form Stackelberg games, and Stackel-
berg polymatrix games. The state-of-the-art results are those with related references
Strong Stackelberg(-Nash) equilibrium Weak Stackelberg(-Nash) equilibrium
Followers’ strategies Pure Mixed Pure Mixed
Normal-form Stackelberg games
n = 2 Complexity P [20] P [7]
Algorithm Multi-LP [20] Multi-LP [7]
n = 3 Complexity P NP-hard, /∈ Poly-APX [6] NP-hard NP-hard, /∈
Poly-
APX [6]
Algorithm Multi-LP Spatial branch-and-bound [5] Multi-lex-
MILP
–









n = 2 Complexity NP-hard [20], Poly-APX-complete [33] NP-hard, Poly-APX-complete
Algorithm MILP [42] Multi-LP
Extensive-form Stackelberg games
n = 2 Complexity NP-hard [32] NP-hard
Algorithm MILP [8, 16] Multi-LP [7]
Stackelberg polymatrix games
n = 3 Complexity P NP-hard, /∈ Poly-APX [6] NP-hard NP-hard, /∈
Poly-
APX [6]










Algorithm Multi-LP Spatial branch-and-bound [5, 6] Multi-lex-
MILP
–
n ≥ 4 (free) Complexity NP-hard, /∈
Poly-APX





Algorithm Multi-LP Spatial branch-and-bound [5] Multi-lex-
MILP
–
lem is NP-hard with two or more followers, while, when the number of followers
is three or more, the problem cannot be approximated in polynomial time to within
any polynomial multiplicative factor unless P = NP (i.e., in formal terms, it is not
in the class Poly-APX unless P = NP). To establish these two results, we introduce
two reductions, one from Independent Set and the other one from 3-SAT.
After analyzing the complexity of the problem,we focus on its algorithmic aspects.
First,we formulate the problemas abilevel programmingproblem.We then showhow
to recast it as a single-level quadratically constrained quadratic program (QCQP),
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Table 10.2 Summary of the results on the computation of Stackelberg equilibria in Stackelberg
singleton congestion games with a single leader
Strong Stackelberg-Nash equilibrium





Monotonic costs Complexity P P
Algorithm Greedy Greedy























Monotonic costs Complexity P P
Algorithm Greedy Greedy

















which we show to be impractical to solve due to admitting a supremum, but not a
maximum. We then introduce a restriction based on a mixed-integer linear program
(MILP) which, while forsaking optimality, always admits an optimal (restricted)
solution. Next, we propose an exact algorithm to compute the value of the supremum
of the problem based on an enumeration scheme which, at each iteration, solves a
lexicographicMILP (lex-MILP) where the two objective functions are optimized in
sequence. Subsequently, we embed the enumerative algorithm within a branch-and-
bound scheme, obtaining an algorithm which is, in practice, much faster. We also
extend the algorithms so that, for cases where the supremum is not a maximum, they
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return a strategy bywhich the leader can obtain a utility within an additive loss α with
respect to the supremum, for any α > 0. To conclude, we experimentally evaluate
the scalability of our methods over a testbed of randomly generated instances.
A preliminary version of our results on normal-form Stackelberg games appeared
in [17], while a complete version is [18].
10.3.2 Stackelberg Polymatrix Games
We identify two classes of Stackelberg polymatrix games that allow to characterize
the complexity of computing Stackelberg-Nash equilibria (with followers restricted
to pure strategies). The key property of these games is that, once fixed the number
of players, computing a strong or weak equilibrium presents the same complexity,
namely polynomial (again assuming that the followers play pure strategies). These
games are of practical interest in security problems. Moreover, they are equivalent
to Bayesian Stackelberg games with one leader and one follower, where the latter
may be of different types. Our first class is equivalent to games with interdependent
types, while the second one is equivalent to games with independent types (i.e., the
leader’s utility is independent of the follower’s type). Thus, every result that holds
for a game class also holds for its equivalent class.
We investigate whether the problem keeps being easy when the number of play-
ers is not fixed. We show that it is NP-hard to compute a weak Stackelberg-Nash
equilibrium, and we provide an exact (exponential-time) algorithm (conversely, to
compute a strong equilibrium, one can adapt the algorithm provided in [20] for
Bayesian games, by means of our mapping). We also prove that, in all the instances
where the weak Stackelberg-Nash equilibrium is a supremum but not a maximum,
an α-approximation of the supremum can be found in polynomial time (also in the
number of players) for any given additive loss α > 0. As for approximation com-
plexity, we show that the problem is Poly-APX-complete. This also shows that, in
Bayesian Stackelberg games with uncertainty over the follower, computing a weak
Stackelberg-Nash equilibrium is as hard as finding a strong one [33].
Next, we investigate whether, in general polymatrix games with followers
restricted to play pure strategies, the problem admits polynomial-time approxima-
tion algorithms. We provide a negative answer, showing that in the strong case the
problem is not in Poly-APX if the number of players is non-fixed, unless P = NP.
We also prove that the same inapproximability result holds for the weak case, even
with a fixed number of players.
Our detailed results on Stackelberg polymatrix games appeared in [21] (see [22]
for an extended version).
10.3.3 Stackelberg Congestion Games
We provide a comprehensive study of the computational complexity of finding
Stackelberg-Nash equilibria in congestion games. These are games with a large
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number of players that compete for the use of some shared resources, where the
cost of each resource is a function of the number of players using that resource,
i.e., its congestion. Notice that, in such setting, assuming that the followers play a
pure-strategy Nash equilibrium is without loss of generality, as congestion games
always admit one [43].
First,we focus ongameswith singleton actions, i.e.,where each player selects only
one resource at a time. We draw a complete picture of the computational complexity
of the problem of finding equilibria in Stackelberg singleton congestion games, with
pure or mixed-strategy commitments, and considering the cases of finding either a
strong equilibrium or a weak one. Interestingly, we identify two features which allow
for thoroughly characterizing hard and easy game instances. The first one concerns
the relationship among the action spaces of the players, with two possibilities: the one
where the players are symmetric as they have identical action spaces and therefore
they share the same set of resources, and the one where their action spaces may
differ. The second feature is related to the shape of the players’ cost functions. Two
cases are possible: the one where these functions aremonotonically increasing in the
resource congestion and the one in which they may be not.
In particular, we show that, in games where the players’ action spaces can be
different, computing a (strong or weak) Stackelberg-Nash equilibrium is not in Poly-
APX unlessP=NP even when the players’ cost functions are monotonic, the leader
has only one action available, and her costs are equal to the followers’. This result
also holds if we restrict the leader to pure-strategy commitments, given that the leader
has only one action available. For symmetric games where the players have identical
action spaces, we show that the complexity of computing an equilibrium depends
on the nature of the players’ cost functions. For the case where the players’ costs
are generic (monotonic or not) functions of the resource congestion, we prove that
the problem is not in Poly-APX unless P = NP. On the other hand, we show that,
in symmetric games, the problem of computing a strong or weak Stackelberg-Nash
equilibrium can be solved in polynomial time when the cost functions are monotonic
by proposing an algorithm for it. We also consider the case where the leader is
restricted to pure-strategy commitments, providing a polynomial-time algorithm for
its solution which applies even to symmetric games with generic cost functions. This
algorithm is based on a polynomial-time dynamic programming algorithm available
in the literature for computing a socially optimal Nash equilibria in non-Stackelberg
singleton congestion games with identical action spaces, which we improve and
extend to solve our problem.
Then, we switch the attention to games beyond singleton ones. We show that hav-
ing actionsmade of only one resource is necessary to have efficient (polynomial-time)
algorithms. Indeed, we prove that finding a strong Stackelberg-Nash equilibrium is
NP-hard and not in Poly-APX unless P = NP, even if players’ actions contain only
two resources, costs aremonotonic, and players are symmetric.We also introduce and
study singleton congestion games in which the players are partitioned into classes,
with followers of the same class sharing the same set of actions. These are a gener-
alization of singleton games with symmetric players, capturing the common case in
which users can be split into (usually few) different classes, such as, e.g., users with
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different priorities. For these games, we provide a dynamic programming algorithm
that computes a strong Stackelberg-Nash equilibrium in polynomial time, when the
number of classes is fixed and the leader is restricted to play pure strategies. On the
other hand, we prove that, if the leader is allowed to play mixed strategies, then the
problem becomes NP-hard even with only four classes and monotonic costs.
Finally, for all the settings we study, we designMILP formulations for computing
a strong Stackelberg-Nash equilibrium, and we experimentally evaluate them on a
testbed containing both randomly generated game instances andworst-case instances
based on our hardness reductions.
The results related to singleton games appeared in [36] and its extended ver-
sion [15]. Instead, all the other results are provided by [34] (see [35] for an extended
version).
10.4 Stackelberg Games with Multiple Leaders
We study games with multiple leaders, providing a newway to apply the Stackelberg
paradigm to any finite (underlying) game. Our approach extends the idea of com-
mitment to correlated strategies in settings involving multiple leaders and followers,
generalizing the work of [19]. The crucial component of our framework is that a
leader can decide whether to participate in the commitment or to defect from it by
becoming a follower. This induces a preliminary agreement stage that takes place
before the underlying game is played, where the leaders decide, in turn, whether
to opt out from the commitment or not. We model this stage as a sequential game,
whose size is factorial in the number of players. Our goal is to identify commit-
ments guaranteeing some desirable properties on the agreement stage. The first one
requires that the leaders do not have any incentive to become followers. It comes in
two flavors, called stability and perfect stability, which are related to, respectively,
Nash and subgame perfect equilibria of the sequential game of the agreement stage.
The second property is also defined in two flavors, namely efficiency and perfect effi-
ciency, both enforcing Pareto optimality with respect to the leaders’ utility functions,
though at different levels of the agreement stage.
We introduce three solution concepts, which we generally call Stackelberg corre-
lated equilibria. They differ depending on the properties they call for. Specifically,
(simple) Stackelberg correlated equilibria, Stackelberg correlated equilibriawith per-
fect agreement, and Stackelberg correlated equilibria with perfect agreement and
perfect efficiency require, respectively, stability and efficiency, perfect stability and
efficiency, and both perfect stability and perfect efficiency.
First, we investigate the game theoretic properties of our solution concepts. We
show that Stackelberg correlated equilibria with or without perfect agreement are
guaranteed to exist in any game, while Stackelberg correlated equilibria with perfect
agreement and perfect efficiency may not. Moreover, we compare the former with
other solution concepts, both Stackelberg and non-Stackelberg ones.
Then, we switch the attention to the computational complexity perspective. We
show that, provided a suitably defined stability oracle is solvable in polynomial time,
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a Stackelberg correlated equilibrium optimizing some linear function of leaders’
utilities (such as the leaders’ social welfare) can be computed in polynomial time,
even in the number of players. The same holds for finding a Stackelberg correlated
equilibrium with perfect agreement, while we prove that computing an optimal one
is an intractable problem. Nevertheless, in the latter case, we provide an (exponential
in the game size) upper bound on the necessary number of queries to the oracle.
In conclusion, we study which classes of games admit a polynomial-time stability
oracle, focusing on succinct games of polynomial type [41]. The problem solved by
our oracle is strictly connected with the weighted deviation-adjusted social welfare
problem introduced by [28]. As a result, we get that our oracle is solvable in polyno-
mial time in all game classes where the same holds for finding an optimal correlated
equilibrium.
Our results on Stackelberg games with multiple leaders appeared in [13] (see [14]
for an extended version).
10.5 Trembling-Hand Perfection in Stackelberg Games
We study Stackelberg games with a sequential structure, usually referred to as
extensive-form Stackelberg games. In particular, we show that classical Stackel-
berg equilibria may prescribe the players to play sub-optimally off the equilibrium
path, as it is the case for the Nash equilibrium. Thus, in order to amend these weak-
nesses, we propose a way to refine Stackelberg equilibria thorough trembling-hand
perfection, which is based on the idea that each player might play each action with
low-but-non-zero probabilities, usually called trembles [45].
We show that for every perturbation scheme (i.e., any possible way of introduc-
ing trembles), the set of limit points of Stackelberg equilibria for perturbed games
with vanishing perturbations is always a nonempty subset of the Stackelberg equi-
libria of the non-perturbed game. This does not hold when focusing only on strong
(or weak) equilibria: for a given game, the set of strong Stackelberg equilibria (or
weak Stackelberg equilibria) in the non-perturbed game may be disjoint from the
set of limit points of strong Stackelberg equilibria (or weak Stackelberg equilibria)
in the perturbed game. We resort to the perturbation schemes used for quasi-perfect
equilibria [48] and extensive-form perfect equilibria [45] to define their Stackelberg
counterpart—and their strong and weak versions—as refinements of the Stackelberg
equilibrium.
Next, we focus on quasi-perfection. We formally define the quasi-perfect Stack-
elberg equilibrium refinement game theoretically in the same axiomatic fashion as
the quasi-perfect equilibriumwas defined for non-Stackelberg games [48]. Thus, our
definition is based on a set of properties of the players’ strategies, and it cannot be
directly used to search for a quasi-perfect Stackelberg equilibrium. Subsequently, we
define a class of perturbation schemes for the sequence form such that any limit point
of a sequence of Stackelberg equilibria in perturbed games with vanishing perturba-
tion is a quasi-perfect Stackelberg equilibrium. This class of perturbation schemes
strictly includes those used to find a quasi-perfect equilibrium by [40]. Then, we
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extend the algorithm by [16] to the case of quasi-perfect Stackelberg equilibrium
computation. We derive the corresponding mathematical program for computing a
Stackelberg extensive-form correlated equilibrium when a perturbation scheme is
introduced and we discuss how the individual steps of the algorithm change. In par-
ticular, the implementation of our algorithm is much more involved, requiring the
combination of branch-and-bound techniques with arbitrary-precision arithmetic to
deal with small perturbations. This does not allow a direct application of off-the-shelf
solvers. Finally, we experimentally evaluate the scalability of our algorithm.
In conclusion, we also study the computational complexity of finding Stackelberg
equilibrium refinements, showing that the problem of deciding the existence of a
Stackelberg equilibrium—refined or not—that gives the leader expected value at
least ν is NP-hard.
Our results appeared in [25] and [38] (see [37] for an extended version).
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Hydropower has been employed as the first renewable energy source for electricity
generation back in the 19th century and today it still plays a major, multidimensional
role in the electricity sector worldwide for a variety of reasons. Firstly, it is a clean
and renewable source of energy that generates local, affordable power fostering
sustainable development, as promoted under the Sustainable Development Goals
(SDGs) [1]. Secondly, it allows to reduce dependence upon imported fuels, associated
to high risks of price volatility and supply uncertainty. Then, hydropower dams
can offer multiple co-benefits, from storing water for drinking and irrigation, to
being used for drought-preparedness, flood mitigation and recreation. In the end,
hydropower is very competitive with other electricity sources from a costs point of
view and provides a rapid-response when intermittent energy sources (e.g., solar)
are off-line [2, 3].
Hydropower is currently responsible for about 16% of global electricity produc-
tion, a percentage that is projected to substantially increase due to the doubling of
the total installed hydropower capacity expected by 2050 [4]. Since developed coun-
tries already exploited more than 50% of their hydropower potential, most of the
future hydropower expansion is predicted to occur in developing countries, which
still present a vast untapped potential. Among others, Africa represents an extreme
case with its almost 90% of undeveloped hydropower potential, with respect to a
25% global exploitation rate on average [2, 5]. This has motivated potential invest-
ments in the construction of approximately 3,700 new dams in the near future [6], a
large share of which will be built in Africa, Asia and Latin America [4], leading to
potential benefits in terms of increased energy supply but also negative impacts on
the environment (e.g., losses of fish biodiversity, deforestation).
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In the future, changes in water availability and extreme events (e.g., droughts)
due to climate change coupled with high rates of population growth will contribute
to an increase in both migration rates within a single region, as well as energy
and food demands, putting additional pressures on already stressed water resources.
Globally, both existing and planned dams will thus have to face a vast array of future
challenges, such as water scarcity, and growing resource conflicts in their demands
(e.g., hydropower production vs irrigation water supply).
When planning new dams, integrated, strategic approaches must be therefore
employed to find a balance between key economical, social and environmental objec-
tives, while accounting for different water users and changes in external conditions
that might strongly impact water resources systems in the future.
11.1.1 Research Challenges
The planning of large dams traditionally consists in basin-wide assessments of the
potential economic outcomes of different designs via financial metrics (e.g., net
present value) to evaluate their corresponding financial value [7, 8]. This approach
combines costs andmonetized downstream impacts of largewater infrastructures into
a single aggregatemonetary value, disregarding potentially conflicting objectives and
trade-offs among different water users within the basins of focus.
Secondly, over the last fifty years the interdependency between dam size and
operations has been largely neglected by traditional engineering approaches relying
on the widespread Rippl method [9], aimed at identifying a single optimal dam size
based on a sequence of pre-defined releases and observed inflows [10, 11].
Third, the long design life of large dams critically exposes them to future uncer-
tainties related to climatic and socio-economic changes. Yet, their planning is usu-
ally performed assuming stationarity in the long-term natural processes and without
accounting for uncertainty in the external drivers. Since the assumption of a sta-
tionary climate is unlikely to be valid in the future [12], uncertainties in the main
external drivers must be taken into account during dam planning in order to design
robust infrastructures that are able to perform satisfactorily in the future with respect
to multiple sources of uncertainty.
Building on the above mentioned research challenges, this contribution proposes
a set of modelling and optimization tools converging in multiple, novel integrated
frameworks for thoroughly capturing interdependencies betweenplanning andopera-
tion in non-linear systems, alsowith respect to uncertainty in themain external drivers
(e.g., hydro-climatology, human demands). The main focus is on water resources
systems and specifically on coupling dam sizing and operation design. In particu-
lar, Sect. 11.2 presents a novel Reinforcement Learning (RL)-based approach to inte-
grate dam sizing and operation design, while significantly containing computational
costswith respect to alternative state-of-the-artmethods.On the other hand, Sect. 11.3
shows a novel framework combining Multi-Objective Robust Decision Making and
EvolutionaryMulti-Objective Direct Policy Search into a novel approach to dam siz-
ing, which internalizes the operation design problem and explicitly considers uncer-
tainty in external drivers.
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11.2 Reinforcement Learning for Designing Water
Reservoirs
The method proposed relies on a novel algorithm, called Planning Fitted Q-Iteration
(pFQI), which extends the batch-mode RL Fitted Q-Iteration (FQI) algorithm devel-
oped by [13] by enlarging the original FQI state space to include the discrete planning
decision (i.e., dam size) as an additional state variable. The key idea behind pFQI
originates from the Multi-Objective Fitted-Q Iteration (MOFQI) algorithm devel-
oped by [14]: the continuous approximation of the action-value function originally
performed by FQI over the state-action space is now enlarged to the planning space
by including dam sizes as new variables within the arguments of the action-value
function. This enables pFQI to approximate the optimal operating policy associated
to any dam size within a single learning process.
This new algorithm therefore overcomes the limitations and biases introduced by
traditional sizing methods by directly addressing the strict interdependency between
dam size and operation within an integrated framework through an operating policy
parametric in the dam size. Secondly, it overcomes the high computational costs asso-
ciatedwith state-of-the-art nestedand integratedapproachesbysolvingasingleopera-
tion optimization via pFQI, as the resulting policy can be used to simulate the optimal
operations of all the possible dam sizes associated to alternative trade-offs between
least cost planning and operating objectives (e.g., downstream water supply). This
characteristic contributes to significantly reducing the computational burden of pFQI.
The pFQI algorithm is tested on the multi-objective numerical case study, con-
sisting of a synthetic water reservoir that must be sized and simultaneously operated
to satisfy the water demand of downstream users.
11.2.1 pFQI Algorithm
The novel principle underlying the pFQI algorithm is to enlarge the traditional
FQI state-action (xt , ut ) space to include an additional time invariant state variable,
namely the dam size θ ∈ . This latter is described by the dummy deterministic state
transition function θt+1 = θt = θ , where the dam size does not evolve in time, assum-
ing a constant value throughout the entire evaluation horizon. The key idea behind
pFQI originates from the Multi-Objective Fitted Q-Iteration (MOFQI) algorithm
developed by [14], where linear combinations of preferences (weights) assigned to
the objectives represent the dummy state variable to generate an entire Pareto front
in a single optimization run. The resulting enlarged state-action space of pFQI can be
therefore defined as (x̃t , ut ), where x̃t = [xt , θ ], over which the optimal Q-function
is continuously approximated. A new learning datasetFθ is thus produced, enlarging
the original set of experience samples F as follows:
Fθ =
{






t+1 >, i = 1, . . . , Nθ
}
(11.1)
where Nθ = N · nθ is the number of tuples in the new pFQI dataset and nθ is the
number of sampled dam sizes θ . Since nθ new tuples are produced for each four-tuple
in F , Nθ is larger than N . A tabular version of the Planning FQI algorithm proposed
in this study is presented in Algorithm 1.
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Likewise the traditional FQI algorithm, pFQI exploits the information in the sam-
ple datasetFθ to iteratively approximate the optimal action-value function Q∗ (x̃t , ut )
over the enlarged state-action space (x̃t , ut ). Being the optimal operating rule, and
thus operating policy, strictly related to the Q-function, the pFQI algorithm is also
able to learn a continuous approximation of the optimal operating policy π∗ (·) over
the enlarged state space x̃t = [xt , θ ]. This policy therefore results parametric in the
dam size θ ∈ , and can be used to operate any dam size within this feasibility set.
Algorithm 1 Planning FQI Algorithm
Inputs: a learning set of tuples Fθ and a regression
algorithm
Initialization:
Set h = 0
Set Q̂0 (·) = 0 over the whole enlarged state-action space X̃ × U
Iterations: repeat until stopping conditions are met
- h ← h + 1
- build the training set
T Sθ =
{(
I N i , OUT i
)
, i = 1, . . . , Nθ
}
where
I N i = (x̃ it , uit
)




- Run the regression algorithm on T Sθ to get Q̂h (x̃t , ut )
Output: derive the final operating policy π̂∗h parametric in θ
11.2.2 Comparison with Traditional Least Cost Dam Design
In order to prove the importance of capturing interdependencies between dam size
and operations, we compare the least cost planning solutions identified via traditional
sizing methods and the optimal system configurations designed via pFQI.
The traditional sizingmethod identifies the least cost dam size under a pre-defined
operating policy π̄ whilemeeting a specific reliability rate. The pre-defined operating
policy π̄ adopted is the Standard Operating Policy (SOP), which assumes that the
system operator is able to fully supply the downstream demand, unless constrained
by water availability in the reservoir storage and current period inflow [15]. We test
four different reliability rates r̄ , namely 95% (acceptable value for a dam aimed at
supplying water for agriculture according to [16] and [17]), 90%, 85% and 80%,
which are associated to four alternative least cost dam sizes operated under the
same given operating policy π̄ . This latter consists of a target release equal to the
downstream water demand w to be discharged at each time step.
Figure11.1 shows the performance of four alternative least cost dam sizes opti-
mized under four different reliability rates r̄ (pink circles), along with the perfor-
mance of two specific dam sizes θopt and θsim attained via nested approach (yellow
triangles) The four least cost dam sizes increase proportionally with the associ-
ated reliability. For each of them, the operating objective (i.e., water supply deficit)
is computed assuming a constant release equaling the downstream water demand
unless constrained by the physical water availability, namely the pre-defined Stan-
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Fig. 11.1 2D-objective space where both the least cost planning solutions (pink circles) and the
two nested solutions (yellow triangles) are compared against the system configurations identified
via novel RL approach relying on the pFQI algorithm (blue circles). Arrows indicate the direction
of preference in the objectives
dard Operating Policy π̄ . The four least cost system configurations are compared
against the optimal dam sizes and associated operating policy identified via novel
RL approach (blue circles). In this first experiment, the size of the learning dataset
Fθ of the pFQI algorithm employed during the novel RL operation optimization is
nθ = 11. As can be observed, the RL solutions dominate the four least cost system
configurations in terms of system performance. In particular, the dam size associated
to the highest reliability rate r̄ = 95%, which has a cost equal to $ 127 million (106
Mm3), is weakly dominated by the Equivalently Operated (EO) solution identified
via novel RL approach (Jc = $ 65 million and size equal to 54 Mm3).
A 50% smaller (thus less costly) infrastructure could be built while achieving the
same water supply deficit, meaning that the pFQI algorithm is able to fully capture
the interdependency between dam size and operationwithin an integrated framework,
yielding system configurations that strongly outperform the performance achieved
under traditional sizing methods. This is particularly true for reliability rates that are
equal to or higher than 85%, where the advantages of jointly optimizing dam size and
operationcanbeseen in termsofa significantdeviationbetween the least costplanning
and theRLsolutions.For lower reliability rates, thecorrespondingwater supplydeficit
is so high that almost any operating policy is able to attain it. The potential benefits of
optimizing the operation thus become almost negligible and the least cost system con-
figuration associated to an 80% reliability approaches the RL solutions. By coupling
smallerdamsizestomoreefficientoperatingschemes,andaccountingfortheimpactsof
short-termoperatingpolicieson the long-termsystemdesign, thenovelRLdamdesign
approach is therefore able to identify less costly,more efficient systemdesigns.
11.3 A Novel Robust Assessment Framework
In this section, we propose a robust dam design framework that is: (i) multi-objective;
(ii) capable of joint planning and management, capturing the interdependencies
between dam size and the associated trade-offs across candidate operating policies;
(iii) integrating state-of-the-art stochastic optimization, yielding design system con-
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figurations that are less vulnerable to intrinsic, stationary hydro-climatic variability;
and (iv) directly accounting for robustness to long term deep uncertainties, clarifying
how alternative system configurations performwith respect to uncertain drivers (e.g.,
inflows and demands).
We carefully evaluate the potential of this framework through an ex-post analysis
of the Kariba dam in the Zambezi river basin, which provides a rich and challenging
opportunity to demonstrate the limitations of prior standard sizing approaches.
11.3.1 Methodological Approach
Our proposed integrated design and operation framework therefore captures (i) key
trade-offs between water users, (ii) how dependencies in dam sizing and operations
influence these trade-offs, (iii) how intrinsic, stationary hydro-climatic variability
affectsdamdesign,and(iv)theultimaterobustnessofthewaterinfrastructuresdesigned.
Drawing on the methodological taxonomy for robustness frameworks suggested by
[18],we present in the following the fourmain elements of our proposed framework.
The first element is the generation of decision alternatives, namely alternative dam
sizes with associated candidate operating policies, via multi-objective optimization
under both historical and well-characterized, stationary streamflow uncertainty. It is
a useful insight to discover how planning and management trade-offs evolve when
moving from historical observation record to a better statistical representation of the
internal variability of extremes. Put more simply, the available historical observa-
tion record by itself is a poor estimator of rare extremes that are potentially highly
consequential to dam sizing and operations.
The secondelement is strongly linked to the search in thefirst element byhowalter-
native states of the world (SOWs) are sampled and exploited in the overall analysis.
Sampling strategies can be classified into three different groups: (i) historical records,
representingasingleSOWcomposedof theavailableobservedtime-series; (ii) station-
ary synthetic records, where each SOW is obtained by sampling well-characterized,
stationary model for uncertain hydro-climatic factors; and (iii) deeply uncertain sce-
narios, where each SOW is generated by globally sampling a suite of deeply uncer-
tain drivers. As discussed above, stationary synthetic records better capture system’s
stochastic hydrology, where the historical autocorrelation of recorded streamflows is
preserved while better accounting for their internal variability. As for sampling deep
uncertainties, the broader suite of SOWs used to stress test systems are drawn from
non-stationary future scenarios of both hydro-climatic (inflows) and socio-economic
(irrigation demand) factors. TheSOWsbelonging to thefirst twogroups are employed
during the optimal alternatives generation phase, whereas the latter are used in the a-
posteriori robustness assessment of the candidate alternatives identified.
Once the candidate alternatives for design and operation are re-evaluated over
the deeply uncertain SOWs, their robustness is assessed in terms of global domain
criterion satisficing metric [19, 20], namely the percentage of SOWs satisfying pre-
defined performance requirements (third element). As an innovation in this study’s
assessment of robustness, instead of pre-specifying acceptable performance thresh-
olds, we map the satisficing robustness measure into the objective space, forming a
multidimensional satisficing surface.
11 Advancing Joint Design and Operation of Water … 125
The last element of our methodology is a sensitivity analysis conducted to identify
which deeply uncertain factors are the most responsible for failing specific perfor-
mance criteria (i.e., factor mapping or scenario discovery).
11.3.2 Assessing Robustness of Alternatives for Changing
Demands and Hydrology
Figure11.2 provides a broader evaluation of the hydropower maximizing (LH, MH,
and SH) and compromise alternatives (LC, MC, and SC) for large L, mediumM and
small S dam sizes with respect to deeply uncertain changes in demands and hydro-
climatology. These solutions were re-evaluated over our deeply uncertain scenarios,
composedof 143 sampled combinations of changes inmean streamflowand irrigation
demands. Here, the robustness of the different system configurations is assessed in
terms of a satisficing surface, which maps the satisficing robustness measure across
the conflicting objectives space for any combination of either hydropower (Fig. 11.2a)
or multivariate (Fig. 11.2b) thresholds for both hydropower and irrigation deficit. In
the case of the multivariate thresholds, the color of each point forming the satisficing
surface is given by the exact value of the satisficing robustness measure, namely the
percentage of SOWs satisfying that specific performance requirement on multiple
objectives simultaneously.
Figure11.2a distinguishes the hydropower focused robustness of the baseline
forensic solution (i.e., historical operating policy associated to the existing Kariba
dam size) relative to the large (LH), medium (MH), and small (SH) alternatives
attained using the stochastic joint optimization. It is very clear that the existingKariba
Fig. 11.2 Panel a: Cumulative distribution functions of the baseline forensic solution and the policy
maximizing hydropower productionHassociated to three optimal dams sizes (S: Small,M:Medium,
L:Large) across 143 deeply uncertain states of theworld. Panel b:Mapping of the robustness in terms
of satisficing metric of the compromise policy C in the 2D-management objective space. The color
is given by the percentage of deeply uncertain states of the world that satisfy a specific multivariate
threshold on both hydropower Jhyd and irrigation Jirr objectives (red = low percentage; green =
high percentage). In both panels, arrows indicate the direction of preference in the objectives
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design and operation does not in a general sense maximize hydropower. It has an
extremely narrow hydropower production range (2.8–3.0 TWh/yr) where it meets
performance goals for as few as 20% of sampled SOWs. Alternatively, Fig. 11.2a
shows that the robustness of the large LH and medium MH dam sizes are similar to
one another, as their cumulative distribution functions mostly overlap. This is due
to the fact that the hydropower maximizing operating policies associated to these
two dam alternatives behave the same, minimizing spillages and keeping releases
constant regardless of the water level in the reservoir. Dam size starts playing an
important role in robustness for small hydropower maximizing alternative (SH).
Although this alternative spills large volumes of water due to its size limitations, it is
striking that it fully outperforms the existing Kariba system being operated with the
idealized bang-bang forensic solution, which aims at tracking a prescribed storage
trajectory. Increasingly severe water scarcity captured in the deeply uncertain SOWs
with respect to historical conditions causes the baseline forensic solution to fail as
Kariba’s operations are not able to drive the reservoir storage back to its prescribed
storage trajectory. Note that the four cumulative distribution functions step-behavior
is reflective of the discretized sampling of the deeply uncertain factor space across
hydropower production levels (Fig. 11.2a).
The compromise alternatives (LC, MC, and SC) in Fig. 11.2b are evaluated for
sustaining their performance in both the hydropower and irrigation deficit objec-
tives for the more challenging deeply uncertain SOWs. It is clear in Fig. 11.2b that
maintaining high levels of performance in both objectives is very difficult and, as a
consequence, 0% of the sampled deeply uncertain SOWs meet the suite of perfor-
mance goals for a large swath of mapped satisficing surface, regardless of dam size.
However, there are some interesting differences across the dam sizes. Perhaps most
surprisingly, the large compromise (LC) solution’s robustness is not clearly superior
to the medium size compromise (MC). The medium compromise (MC) alternative
generalizes over lower irrigation deficits while still maintaining competitive perfor-
mance in hydropower robustness (also noticeable in Fig. 11.2a). Clearly, volumetric
size is not the sole control on the robustness of a design and the importance of oper-
ational policies are pronounced in the robustness results of Fig. 11.2b. Based on the
solutions selected and discussed, medium (MC) and small (SC) compromise dam
sizes are exploiting their operations to bemore robust than the large (LC) compromise
alternative. The small (SC) compromise dam is still disadvantaged volumetrically
relative to the medium (MC) compromise alternative’s reservoir capacity.
11.4 Conclusions
We presented two novel contributions whose main goal is to advance the current
planning and operation of water reservoir systems, focusing on the coupling of dam
sizing and operation design in order to thoroughly capture their interdependencies
also with respect to uncertainty in the main external drivers.
Results show that capturing the interdependencies between dam size and oper-
ations has proved to be essential to effectively design smaller yet more efficient
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water reservoirs that strongly outperform the performance achieved under traditional
engineering sizing methods, which instead neglect the optimal operation design
phase. When employing our novel Reinforcement Learning (RL)-based approach
on a numerical case study, where a synthetic reservoir must be sized and operated
to meet downstream users water demand while minimizing construction costs, a
50% smaller (thus less costly) dam could be built without degrading the system
performance achieved under the least cost infrastructure identified via traditional
sizing method (i.e., Behavior Analysis). When instead we use our robust dam design
framework to perform an ex-post analysis of the existingKariba dam, which has been
sized via traditional design methods assuming a pre-defined operating rule (i.e., tar-
get storage to be tracked), we are able to design a 32% less costly Kariba dam with
respect to the existing one, without degrading system performance.
Secondly, a careful considerationof thebroader arrayof future uncertaintieswithin
the planning phase is key for designing robust infrastructures, which will likely face
a wide range of future challenges such as reduced water availability and rising fre-
quency of extreme events (e.g., floods, droughts) related to climate change, together
with increases in both energy and food demands due to population growth. By includ-
ing stationary, hydro-climatic uncertaintywithin theKariba damdesign phase, we are
able to identify well operated but reduced volume alternative reservoirs that can fully
dominate larger designs in terms of their attained robustness. In particular, we clearly
highlight that Kariba, even if optimally implementing its pre-defined operating rule,
is critically vulnerable to stationary hydro-climatic variability, and that it produces
less hydropower than a well sized run-of-the-river hydropower plant.
Future research should mainly focus on (i) including a broader array of external
uncertainties in the coupled dam sizing and operation design problem in order to
fully understand which uncertainties drive the robustness of water reservoir systems,
by including them within the optimization process, and (ii) testing the contributed
methodological approaches on complex transboundary, multi-reservoir systems, in
order to explore potential interactions among several dams planned for the near
future and that must be operated to satisfy different management objectives (e.g.,
environmental flow requirements).
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Microgrids for Ancillary Services
Provision and Islanded Operation
Alessio La Bella
12.1 Introduction
Climate change is today a well-known issue. The average world temperature is con-
tinuously rising, due to the high concentration of greenhouse gasses, and the nega-
tive effects on the environment are already more than evident. Among the involved
causes, electricity production is one of the largest responsible, accounting for around
one third of the global greenhouse gas emissions every year. Therefore, the actual
centralized generation system, where most of the power is provided by fossil-based
power plants, is nomore a sustainable paradigm and this is today required to shift to a
more distributed architecture, relying on a conspicuous spread of Renewable Energy
Sources (RESs), as confirmed by the European Union in the Directive 2018/2001.
The energy transition is not a straightforward path and many technical challenges
must be tackled. A main issue is that renewable generation is intermittent and non-
deterministic since it often depends on weather conditions, e.g. for wind-turbine
and photovoltaic generators. This implies that RESs, by themselves, cannot guar-
antee the continuous balance between power generation and demand, which is a
fundamental requirement not only to guarantee the secure power supply but also
for the frequency’ and voltages’ stability [1]. A solution to overcome this issue is to
combine the RESs’ diffusion with a parallel integration of other distributed dispatch-
able resources, such as battery systems and smart modulable loads, which can be
properly controlled to adapt their power patterns ensuring the power balance in the
electrical system, i.e. providing the so-called ancillary services [2]. Nevertheless, this
decentralized paradigm involves increasing coordination issues with respect to the
traditional system, requiring the efficient management of the widespread distributed
resources based on the real-time needs of the electrical system.
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Fig. 12.1 Schematic of a generic MG [https://building-microgrid.lbl.gov]
In this context,MicroGrids (MGs) have been devised as a great solution to enhance
the flexibility and controllability of the future electrical system. AMG is small-scale
grid, usually large as a city district, incorporating RESs, batteries, micro-generators,
and smart loads,which are then regulated byproper control architectures. The deploy-
ment of MGs would bring several benefits to the electrical system, as they allow a
more effective management of RESs, thanks to the co-location with other dispatch-
able devices that can balance their variability [3]. Another significant advantage
derives by the flexible nature of MGs, as they can be operated either grid-connected
or in islanded mode. A schematic of a MG is shown in Fig. 12.1.
Nevertheless, MGs are still not recognized as a competitive alternative to fossil-
based power plants. In fact, the electrical regulations on ancillary services provision
are characterized by too high power requirements for single microgrids, as they have
been traditionally requested to big power plants [4]. On the other hand, the MG
islanded mode still involves several technical challenges due to the absence of the
main utility’s support. In fact, local resources must be controlled both to efficiently
ensure the MG internal power balance, despite the presence of uncertain RESs, and
to internally stabilize the MG frequency and voltages [5].
This doctoral thesis therefore have aimed to design several control architec-
tures and algorithms to properly and efficiently operate MGs in grid-connected and
islanded mode, overcoming the mentioned issues and so fostering the MGs’ integra-
tion to facilitate the energy transition [6]. This summary brief is structured as follows.
Section 12.2 provides an overview of different optimization-based control strategies
for MGs to become valuable providers of ancillary services. Then, the designed con-
trol systems for islanded MGs are described in Sect. 12.3. Section 12.4 concludes
this brief with some final remarks, describing possible future research directions.
12.2 Microgrids Aggregators Providing Ancillary Services
As mentioned in Sect. 12.1, MGs are usually characterized by a limited power capa-
bility, having to satisfy also their internal loads, and so they are not significant players
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for the ancillary service provision. To solve this issue, this doctoral thesis proposes
several control architectures to jointly coordinate an aggregator of multiple intercon-
nected MGs, properly regulated by an Aggregator Supervisor (AGS), so that they
can act as a unique significant entity for the system operators, potentially capable of
providing ancillary services [7]. Aggregation is in fact an effective solution to foster
the participation of small-scale distributed resources to the ancillary services provi-
sion, as also recognized by the European Union in the Regulation 2017/2195 [8]. To
properly accomplish this task, aggregators must perform the following operations:
• During the offline operation, e.g. the day-ahead, the AGSmust define the optimal
overall power exchange of the MGs Aggregator (MG-AG) with the main utility,
considering the energy prices and the operation costs of the MGs’ units. This
phase must also consider the allocation of a proper amount of power reserve in
the MG-AG, respecting the minimum requirements imposed by the regulations.
• During the online operation, e.g. in the intra-day, the AGS must be able to
promptly reschedule MGs operations to compensate power imbalances in the
electrical system, varying the pre-scheduled MG-AG output power as requested
by the system operators.
• During the real-time operation, the AGS must ensure that the agreed MG-AG
power profile is maintained despite the presence of non-deterministic RESs and
loads inside the MG-AG, therefore all the internal unexpected imbalances must
be promptly compensated.
These three phases will be the core of the control algorithms described in the next
three paragraphs, respectively. It should be underlined that controlling a MG-AG is
a large-scale and computationally-intensive problem and moreover, it is necessary
to preserve MGs’ internal information and the local control of their units, being
them private facilities. Because of this, the proposed control algorithms are not
defined according to pure centralized approaches, but novel distributed and hier-
archical schemes are proposed with enhanced optimality and scalability properties,
so that their performances are independent on the size of the aggregation.
12.2.1 Offline Economic Dispatch and Power Reserve
Procurement
This offline phase aims to define the MG-AG optimal output power considering the
energy prices and the internal MGs costs, as well as to procure a required minimum
amount of power reserve. Additionally, MGs operations must be coordinated also
to avoid over-voltage and congestion issues in the electrical network, which can be
easily occur in presence of distributed generation.
To accomplish these tasks, firstly the optimal MG-AG power profiles are sched-
uled, considering economic objectives and the ancillary service provision. Then, in a
second step, the electrical feasibility of the scheduled profiles is checked and modi-
fications are implemented if necessary. For the first task, it should be considered that
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each MG wants to optimize the use of its own units, considering local cost functions
and constraints. However, MGs optimization problems are all linked by coupling
constraints related both to the MG-AG output power to sell/buy to/from the main
utility and to the MG-AG power reserve that must be allocated. This implies that
pure decentralized approaches can not be implemented as an interaction between
the different MGs is needed. Because of this, this first step is addressed through
the definition of a distributed optimization algorithm based on the dual decompo-
sition theory, precisely the Alternating Direction Method of Multipliers (ADMM)
[9]. Avoiding all the mathematical details of this approach, this technique allows to
remove the constraints coupling the MGs optimization problems, expressing their
violations as properly weighted costs through the so-called Lagrangian relaxation
[10]. This makes the overall optimization problem separable, and so it can be dis-
tributed among theMGs and the AGS. The separable optimization problems are then
solved through an iterative negotiation between the AGS and theMGs, which at con-
vergence achieves the optimal solution and the feasibility of the coupling constraints.
Precisely, the following sequential operations are iteratively executed:
• The AGS sends to the MGs properly defined internal prices, denoted as dual
variables, for the MGs power output and allocated power reserve.
• MGs solve in parallel their optimization problems considering the AGS internal
prices and their own units’ costs. Then, they communicate to the AGS their
optimal output power and allocated reserve.
• The AGS gathers this information and solves an internal optimization problem.
Based on its optimal solution, it properly updates the dual variables trying to
drive MGs towards the optimal and feasible solution.
The main advantage of the proposed approach is that MGs do not have to commu-
nicate their internal information to the AGS, as they directly optimize their internal
units, and moreoverMGs operate in parallel, implying that the overall computational
time does not rise with their number. If some mild assumptions are respected (e.g.
convexity of the optimization problems), the described algorithm converges to the
same optimal objective of the centralized system, i.e. the case where the AGS has full
knowledge and control of the MGs internal units. Having defined the optimal power
profiles of the MG-AG, an additional optimization procedure is then performed to
check power flow feasibility, considering the limitations on nodal voltages and line
currents. This task is not easily solvable through a distributed approach since the
corresponding optimization problem is inevitably non-convex, due to the power flow
equations, and therefore convergence and feasibility issues arise [11]. Therefore,
MGs are properly modeled as equivalent generators, which allows to address the
electrical feasibility in a pure centralized way, without however requiring MGs to
communicate their internal information and involving computational issues.
Figure 12.2 shows some results of the described procedure, considering as bench-
mark an aggregation of 4 MGs connected to the IEEE 37 bus system [12]. In particu-
lar, from Fig. 12.2a the optimal output power computed by the distributed algorithm
is compared to the optimal solution of the centralized system, where it is evident
that the same solution is achieved. Figure12.2b shows instead the difference of the
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Fig. 12.2 a MG-AG optimal power output; b Optimality gap between centralized and distributed
solution over the iterations of the proposed algorithm
optimal cost function between the centralized and the distributed solution over the
number of iterations, considering also a varying number of MGs inside the MG-AG.
As notable, the optimality gap always converges to zero in around 70 iterations, inde-
pendently on the number of MGs, given the scalability properties of the proposed
approach.
12.2.2 Online External Provision of Ancillary Services
During the online operation, the AGS has to reschedule the MG-AG operations
as requested for the external provision of ancillary services. Precisely, the system
operators can request the AGS to increase, or decrease, the MG-AG output power
over a specific time period, defined as request period. Moreover, the AGS can also
periodically offer additional power reserve to the system operators, if available.
The AGS has to respect additional constraints while performing these tasks. In
fact, the MG-AG output power profile must be varied just during the request period,
and not in the time instants subsequent it, avoiding the so-called rebound effect [13].
Moreover, neither the pre-agreed power reserve must be affected in the time instants
subsequent to the request period, since ancillary services may be later requested.
It should be noted thatMGs candecide to interrupt, shift ormodulate some control-
lable loads to satisfy the system operators’ requests. This results in the introduction
of mixed-integer models, implying that standard distributed approaches may lead to
sub-optimality and feasibility issues [14]. Therefore a novel hierarchical technique
is proposed to perform this task, based on the definition of the flexibility function
concept. These functions express the maximum and minimum power variation that
each MG can provide over the request period, as well as the additional cost that
each MG afford for any requested power variation. These become effective tools for
the AGS to quickly, and optimally, reschedule the MG-AG operations as requested,
and to offer additional power reserve if available. Moreover, also in this case MGs
do not have to communicate their internal models and characteristics, but just this
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flexibility information. It is not simple to analytically characterize the MG flexibility
functions, as they are inherently non-linear and non-convex due to the mixed-integer
MGs modelling. However, it is shown in the doctoral thesis how each MG can easily
compute a convex approximation of its flexibility function. This allows the AGS to
be extremely efficient in computing the optimal solution, as it solves a convexifica-
tion of the MG-AG rescheduling problem. The test results of this approach revealed
to be particularly promising. Despite the introduced approximations, the optimality
gap between the centralized solution and the solution computed by the proposed
approach reached at maximum 0.1%. Moreover, the proposed technique revealed
to be much faster than the centralized case in computing the MG-AG rescheduling,
reaching a reduction of the 80% for the overall computational time.
12.2.3 Real-Time Self-balancing of Internal Power
Uncertainties
The last operation concerns the tracking of the agreed MG-AG power profile, which
is a critical task due to the presence of several non-controllable and non-deterministic
RESs and loads inside the MG-AG, as their output power often deviate with respect
to the forecasts. To overcome this issue, it is proposed to coordinate MGs to exploit
the remaining power reserve, i.e. the one not externally requested by the system oper-
ators, compensating the internal power variability of the MG-AG. To perform this
task, a scalable and prompt control architecture is required, as power imbalancesmust
be quickly balanced even in large-scale electrical networks. This implies that neither
centralized nor pure distributed approaches are advisable, as the former are not scal-
able, and the latter are not prompt but usually involve iterative procedures. Therefore,
a novel control approach is here designed, which schematic is depicted in Fig. 12.3.
Fig. 12.3 Schematic of the proposed control architecture for real-time power balancing
12 Optimization-Based Control of Microgrids for Ancillary Services … 135
Fig. 12.4 MG-AG power exchange in the uncontrolled (a) and controlled case (b)
The first step of the approach is based on a properly designed clustering procedure,
with the objective of creating network clusters that are as self-sufficient as possible in
compensating unexpected internal power imbalances. The proposed clustering algo-
rithm takes into account the remaining power reserves in MGs and the worst-case
deviations of loads and RESs. Then, a two-layer control architecture is implemented.
The lower layer is constituted by a decentralized framework ofModel PredictiveCon-
trol (MPC) regulators, each onemanaging a network cluster by coordinating theMGs
to balance the cluster’ power variability. However, if large power deviations occur in
a cluster and the remaining power reserve is not sufficient to compensate it, the decen-
tralized MPC regulator can issue a power request to the upper layer: the Distributed
Supervisor. This is a fully distributed control schemewhich defines the optimal power
exchanges among the different clusters so that the overall network remains always
balanced. This scheme is based on the Distributed Consensus ADMM algorithm,
which allows the direct interaction between the different supervising agents [15].
The proposed architecture has been tested on several IEEE benchmarks, such
as the 37, 118 and the 123 bus-systems. Figure12.4 reports some results for the
IEEE 37 bus-system, comparing the MG-AG power exchange with the main utility
if the proposed control architecture is applied and if it is not. It is evident that
the variability of loads and RESs seriously affects the MG-AG output power, as it
significantly deviates from the pre-scheduled profile if imbalances are not promptly
restored. On the other hand, the proposed scheme allows almost a perfect tracking of
the pre-scheduled power profile, through the efficient exploitation of local MGs. It is
worth noticing that the upper supervising layer, although distributed, is particularly
fast in computing the optimal solution as most of the model complexity is addressed
by the local MPC regulators. It is also worth noticing that the two control layers are
decoupled,meaning that theMPC regulators continuously and autonomously operate
to compensate all unexpected power deviations, while the supervisor is activated to
optimally redefine the power exchanges among clusters just when necessary.
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12.3 Hierarchical Model Predictive Control Architectures
for Islanded Microgrids
A MG can be also operated in islanded mode, just relying on its own local sources.
This is a valid solution to ensure power supply in critical facilities in case of blackout
events (e.g. hospitals), and to electrify rural areas in a sustainable way, as in some
developing countries where a consistent electric infrastructure is still absent. How-
ever, as mentioned, the islanded mode requires efficient and prompt architectures to
control local resources, ensuring both the optimal MG management and the stabi-
lization of the internal frequency and voltages. Since these tasks involve different
time scales and system modelling, multi-layer control architectures are proposed
considering MGs with alternating current networks (AC-MGs) and also MGs with
direct current networks (DC-MGs), which have recently raised a significant interest
for their high efficiency [16]. Among the proposed solutions, the three-layer control
architecture for DC-MGs, designed during a visiting period at the Automatic Control
Laboratory of EPFL, is here described. In case the reader is interested to the designed
control architectures for islanded AC-MGs, please refers to [6, 17, 18].
The schematic of the proposed control architecture for islanded DC-MGs is
depicted in Fig. 12.5. At the upper layer, a hybrid-MPC system is implemented,
executed with a sampling time of 15 min, able to consider units’ constraints, weather
predictions, mixed-integer models and several economic aspects. The objective of
this control layer is to ensure the optimalMGpower balance, defining the generators’
power references and switching on, or off, some MGs units when convenient. Then,
low-level plug-and-play fast voltage controllers are designed, acting at the converter
interfaces of the generation units, having the particular characteristic of guarantee-
ing the voltage stability also if generation units are switched on, or off. To properly
Fig. 12.5 Three-layer control architecture for an islanded DC-MG
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interface these two layers, an innovative secondary optimization-based system is also
designed, properly translating the power references provided by the hybrid MPC to
the voltage references needed by the plug-and-play controllers. The theoretical prop-
erties of this interfacing layer have been analysed, due to its nonlinear and non-convex
nature, and it has been proved that, under realistic and easy-verifiable assumptions,
a solution for the power-to-voltage translation always exists and, moreover, this is
unique [19]. These properties revealed to be particularly significant for ensuring the
proper and secure operation of the whole architecture. The hierarchical control sys-
tem has been tested on real DC-MGbenchmark, showing its significant performances
in ensuring the optimal and stable operation in many different conditions.
12.4 Conclusions
This chapter aimed to give an overview of the different control architectures designed
for microgrids, considered the key-solution for enhancing the spread of renewable
energy sources in the electrical system [6]. In particular, the control strategies pre-
sented in Sect. 12.2 showed to be really effective solutions to make microgrids fun-
damental players in the electrical system, as they can cooperate as part of a unique
aggregator to efficiently provide ancillary services. Moreover, the hierarchical con-
trol architectures designed for islanded microgrids, briefly described in Sect. 12.3,
allow the optimal energymanagement of the local sources and to stabilize the internal
frequency and voltages also in case the main grid support is missing. Future research
directions may involve the use on historical data of renewable sources’ production
and loads’ consumption for improving the control design and increasing the energy
efficiency. Additional research effort may be also devoted to the design of multi-
agent algorithms for generic problem structures, as microgrids may easily involve
non-linear models, constraints and costs and this should not affect their efficient
coordination in supporting the upcoming energy transition.
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Up to the recent past, the paradigm universally adopted for industrial robotics pro-
vided for the strict segregation of robots in protected environments, adopting fences
or optical barriers. Only recently, the potential benefits of a collaboration between
humans and robots have gained the attention of roboticists [10], mainly motivated
by the Industry 4.0 paradigm [15]. Since many tasks are still impossible to be fully
automatized, it seems natural to let humans and robots cooperate: highly cognitive
actions are undertaken by humans, while those requiring high precision and repeata-
bility are performed by robots. A well established literature addressed the problem
of a safe coexistence in a shared space by introducing motion control techniques
[6], based on the use of sensors perceiving the scene and tracking the motion of
the human operators. Corrective trajectories can be planned on-line with the aim of
dodging the human and, at the same time, keep driving the manipulator to the desired
target position.
Such initial works conceived the robots as something that should interfere as less
as possible with the humans populating the same cell, only opening the door for
a real collaboration. The possibility for a properly instrumented robotic device to
understand and somehow predict humans’ intentions is now considered as important
as safety and it is possible by providing the robots with the proper cognitive capa-
bilities. In this context, a crucial role is played by vision sensors since the analysis
of human motion is one of the most important features. Many results have been
reported showing the increasing capability of robots to semantically interpret their
human fellows. In [11] a method based on conditional random files (CRF) is used
by the robot to anticipate its assistance. In [12] Gaussian Mixture Models (GMMs)
are used to predict human reaching targets.
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Collaborative assemblies are typical applications of collaborative robotics. In such
scenarios, the actions of the robots influence the ones of the humans, and the opti-
mization of the robotic action sequence becomes crucial. Reference [4] describes a
genetic algorithm for a collaborative assembly station which minimises the assem-
bly time and costs. In [14], a trust-based dynamic subtask allocation strategy for
manufacturing assembly processes has been presented. The method, which relies on
a Model Predictive Control (MPC) scheme, accounts for human and robot perfor-
mance levels, as well as far their bilateral trust dynamics. By taking inspiration from
real-time processor scheduling policies, [9] developed a multi-agent task sequencer,
where task specifications and constraints are solvedusing aMILP (Mixed IntegerLin-
ear Programming) algorithm, showing near-optimal task assignments and schedules.
Finally, [13] proposes a task assignment method, based on the exploration of possi-
ble alternatives, that enables the dynamic scheduling of tasks to available resources
between humans and robots. Many alternative plans are computed in [16], where
a dynamic task allocation of activities is also possible, by taking into account the
different capabilities of agents (robots and humans). In [3], the scheduling problem
is solved using a Generalised Stochastic Petri Net as a modelling tool. The selection
of the optimal plan takes into account the amount of time for which the agents remain
inactive, waiting for the activation of some tasks.
All the aforementioned works seem to model the human operators as no more
than highly cognitive manipulators, that can be instructed to do certain actions. In
this work timed Petri nets will be adopted to model the human-robots multi agent
system, however assuming the human as an uncontrollable agent, whose actionsmust
be recognized in order to decide which complementary actions the robots should
undertake. The remaining of this chapter is structured as follows: Sect. 13.2 will
discuss the activity recognition problem, while Sect. 13.3 will present the approach
followed to predict the future ones. Such predictions will be crucial for applying the
scheduling approach described in Sect. 13.4.
13.2 Recognizing the Human Actions
Recognizing the actions performed by a human is easy and natural for another human
being. It is done by mainly analysing the motion of the arms. This is the same
approach followed by computer vision algorithms. In the following, an approach
based on RGB-d cameras and factor graphs will be discussed. Assume the (finite)
set of possible human actions A = {a1, . . . , am} known. The aim of the algorithm
proposed in this section is to detect the starting and the ending time of each action, by
analysing the motion performed by the operator in the recent past. RGB-D sensors
can be exploited to keep track of some points of interest in the human silhouette,
see the top left corner of Fig. 13.1. The signals retrieved are subdivided into many
sub-windows each having a maximum length of lw samples. Then, a feature vector
FiO =
[




made of F components can be extracted from the i th window,
representing an indirect indication of the action a ∈ A that was performed within
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Fig. 13.1 A RGBd camera can be used to keep track of the skeletal points (cyan dots in the top left
corner) and compute the skeletal distances over time. The segmenting graph is built considering a
segmentation hypothesis ρ and the observations are partitioned accordingly
the same window. A good selection for the feature set is crucial and can be made
with deep learning techniques for instance. Clearly, a specific action a must produce
characteristic values for FO . In the layout proposed in Sect. 13.4, the inter-skeletal
distances as well as the distance of the operator’s wrists to some particular positions
of the space were empirically found to be effective.
The main problem to overcome when segmenting human actions is that the exact
durations of the actions (and consequently the starting and ending time instants) as
well as their total number is not precisely known. To handle this aspect, a proba-
bilistic framework must be considered and the most probable sequence of actions
that produced a certain macro-window of observations must be determined. This
problem can be tackled considering factors graph [7], having as hidden variables the
sequence of actions actually performed by the human and as evidences a battery of
features F1,...,LO . Vector ρ =
[
ρ1 . . . ρS
]
is adopted for describing the durations of
human actions as well as their number. Indeed, ρi indicates the percentage of time
spent by the human when doing the i th action in the sequence. Knowing ρ, it is pos-
sible to build the underlying factor graph, assuming to connect ρi · L observations
to the node representing the i th action, refer to Fig. 13.1. The potentials  iO A must
express the correlation existing among the features and the actions, while those cor-
relating the actions over time,  iAA, should take into account precedence constraints
among the actions or any kind of prior knowledge about the process. Since the real
segmentation ρ∗ describing the sequence of actions is not available, the proposed
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approach considers many hypotheses1 ρ1, ρ2, . . ., which are iteratively compared
with the aim of finding the optimal one ρ̂, i.e. the one more in accordance with the
observations retrieved from the sensors. More specifically, a genetic algorithm [8]
can be efficiently adopted assuming as a fitness function C the following likelihood:
C(ρ) = L(ρ|O11 , . . . , OLF ) = P(O11 , . . . , OLF |ρ)P(ρ)prior (13.1)
where P(O11 , . . . , O
L
F |ρ) can be computed by doing belief propagation on the factor
graph pertaining to a specific hypothesis ρ. Determining the optimal segmentation
ρ̂ completes the segmentation task: the number of actions done by the operator is
assumed equal to the number of segments in ρ and for the j th segment the marginal
distribution
[
P(A j = a1|O11 , . . . , OLF , ρ∗) . . . P(A j = am |O11 , . . . , OLF , ρ∗)
]
expre-
sses in a probabilistic way which action was done within that segment.
13.3 Predicting the Human Actions
By knowing the sequence of actions done in the recent past, predictions about the
future ones can be made. In particular, we are interested in evaluating the waiting
time τ a before seeing again a particular action a ∈ A.
Human assembly sequences usually formquasi-repetitive patterns. In otherwords,
the sequence of human activities can be modelled through a time series, which is the
output of a certain dynamic process. Assume Ak as the ongoing activity at discrete
time instant k, the behaviour of the human fellow co-worker can bemodelled through
the following discrete-time process:
Ak+1 = f (Ak, Ak−1, Ak−2, . . . , Ak−n)
tk+1 = tk + g (Ak) (13.2)
where tk ∈ R+ ∪ {0} represents the time instant corresponding to the transition from
Ak−1 to Ak and g (a) = T a > 0 is the duration of activity a ∈ A. The stochasticity of
the underlying discrete process governing the sequence of activities can be modelled
by making use of a higher order Markov Model [5], which computes the predicting
probability distribution associated to the next activity in the following way:




λiP (Ak+1 = a |Ak−i = ki ) (13.3)
1Notice that also the number of elements in ρ is not known and many hypothesis with a different
number of actions should be considered.
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hence a mixture model that corresponds to usual Markov Chains for n = 0 and
requires only m2 (n + 1) parameters. A prediction of the probability distribution




λi Qi Xk−i (13.4)
where Xk+1 =
[
P(Ak+1 = a1) . . . P(Ak+1 = am)
]T
refers to the probability distri-
bution describing the state of the system2 at step k + 1, while Qi denotes the i-steps
transition probability matrix that can be simply evaluated through counting statis-
tics. The weights λi are estimated on-line, by minimizing the prediction errors on a











It is not difficult to show that this leads to the solution of a quadratic programming
problem in the following form:
min
λ
‖Aλ − b‖2 subject to
n∑
i=0
λi = 1, and λi ≥ 0 (13.6)
Assume that the duration of an activity a ∈ A, i.e. T a , can bemodelled as a stochastic
variable with a strictly positive lower bound, i.e. T a ≥ T amin > 0. In order to estimate
the waiting time needed for the certain activity a to show up, say τ a , we can com-
bine this information with the model describing the activity sequence, Eq. (13.3).
In particular, at the present continuous time instant t̄ , given the sequence of the
last activities (possibly including the currently running one) Ak, Ak−1, . . . , Ak−n ,
we would like to estimate the probability distribution of the waiting time for the
beginning of a certain activity a, i.e. P (τ a ≤ t |Ak, Ak−1, . . . , Ak−n ). The key
idea is to construct a predictive reachability tree. Then, evaluating the time spent
to traverse each possible branch in the tree, terminating with the desired activity
a ∈ A, it is possible to estimate τ a . Since the reachability tree is, in principle, infi-
nite, a prediction horizon T must be defined, meaning that the given probabil-
ity will be computed up to the instant t = t̄ + T . The probability associated to
each branch can be simply computed by multiplying the probability of each arc of
the branch, i.e. pbranch = ∏(i, j)∈branch p(i, j). As for the waiting time associated to
each branch τbranch , this is simply the sum of the duration of each activity T a , i.e.
τbranch = ∑ j :(i, j)∈branch T j . The time associated to each branch is computed as the
sum of stochastic variables which are empirically approximated using the statistics
associated to recently acquired samples, using a Monte Carlo numerical approach.
2Which is exactly the output of the algorithm described in Sect. 13.2.
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Finally, given the distributions of the times associated to each branch, the overall dis-
tribution of the waiting time of the activity a can be simply computed as a weighted
sum of the waiting times associated to each branch, i.e.
P
(





pbranchP (τbranch ≤ t). (13.7)
13.4 Assistive Scheduling
Detecting and predicting the human actions is crucial when planning the robotic
ones. Assuming the tasks as pre-assigned to all the agents (robots and humans),
the aim of scheduling become essentially to control the robots in a way as much
as possible compliant with the human (predicted) intentions. To this purpose the
cell is modelled as a multi agent system by making use of timed Petri Nets [1]. In
particular, the robots will be modelled as usual controllable agents, while humans
will be assumed as uncontrollable, even if they will affect the system when doing
the assigned tasks. Modelling Timed Petri Nets can be done by following systematic
rules, from a description of the tasks assigned to both humans and robots as well
as their precedence constraints, Figs. 13.2 and 13.3. The robotic tasks are modelled
in a canonical way with two transitions: the first starting the task and the second
terminating it. For every robots, an additional action is always considered and consists
of an idle of a quantum of time (orange transitions in Fig. 13.3), able to postpone the
starting of the following action (multiple idle are also possible). The human actions
are modelled with three transitions: the first one firing when the human is predicted
to be ready to start the corresponding action (also indicated as intentional transition),
the second one firing as soon as the human actually starts that action and the last one
terminating it. Red places in Fig. 13.3 are those related to idle states for the agents.
Scheduling essentially consists in deciding the commands to dispatch to the robots,
or in other words resolving the controllable conflicts. To this purpose, a model pre-
Fig. 13.2 Example of task allocation of some assembly sequences
13 Allowing a Real Collaboration Between Humans and Robots 145
Fig. 13.3 The timed Petri nets adopted to model the co-assemblies reported in Fig. 13.2. The global
net modelling the system can be obtained by superimposing the reported three ones. The transitions
reported in yellow are those assumed as controllable. Orange transitions are controllable too and
correspond to idling of a quantum of time. Red places are those related to idle state for an agent of
the system
Fig. 13.4 The assistive scheduling approach
dictive approach is exploited and the underlying Petri Net is used to compare possible
future evolutions of the systems with the aim of finding those minimizing the inactiv-
ity times and indirectly maximizing the throughput. Since the system is only partially
controllable, a stochastic approach is assumed and the optimal policy is recomputed
every time by exploring the reachability tree of the net with a Monte Carlo simula-
tion, details are explained in [2]. The predictions about the future human activities,
Sect. 13.3, are used to build the distributions modelling the intentional transitions.
The pipeline of Fig. 13.4 summarizes the entire approach.
13.5 Results
The assistive scheduling approach described so far was applied in a realistic co-
assembly, whose workspace consisted in: one IRB140 ABB robot, the collabora-
tive dual-arm robot YuMi of ABB, two automatic positioners (treated like addi-
tional robots to control) and a MICROSOFT KINECT v2 as monitoring device, see
Fig. 13.5. The aim of the collaboration was to perform the assembly of a box contain-
ing a USB pen.3 20 volunteers were enrolled for the experiments and were divided
into two equally sized groups named Group 1.A and Group 1.B. Operators in Group
1.A performed the assembly while the strategy discussed in Sect. 13.4 was adopted.
3The assembly steps are described at https://youtu.be/_Jxo1mNZ1C8.
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Fig. 13.5 The experimental
setup with the two robots, the
carts and the human operator
Instead, for those in Group 1.B a centralized strategy was adopted for deciding the
actions of all agents, treating the humans like additional robots to control.
The pictures at the top of Fig. 13.6 report the inactivity times measured during the
experiments. As can be seen, the assistive approach applied for Group 1.A is able
to significantly reduce waste of times. This reflects in an improved throughput of
the system as can be appreciated in the bottom left corner picture of Fig. 13.6. It is
worth to recall that the approach followed to predict the human intentions, Sect. 13.3
is data-driven, adapting to the human over time. This fact gives the scheduler some
learning capabilities or in other words the produced plans are able to constantly
improve the way the robots are controlled, refer to the bottom right corner of Fig.
13.6.
13.6 Conclusions
This work aimed to study how to allow humans and robots to actively collaborate
for performing a shared tasks, like the ones involved in co-assemblies. Humans
were not conceived as additional controllable agents which are instructed to perform
actions scheduled by a centralized planner. Instead, the decision-making capabilities
of the operators were exploited, since they were allowed to drive the evolution of the
plant. In this context, the robotic mates were endowed with the cognitive capabilities
required for both recognizing and predicting the human actions. Regarding action
recognition, particular attention was paid to manage the fact that the starting and
ending time instants of the action were not known. To overcome such issue, genetic
algorithms were deployed in conjunction with factor graphs. For what concerns the
prediction problem, a data-driven approach was described, using an adaptive Higher
order Markov model to forecast the sequence of human actions. The scheduling of
the robotic actions was done with a kind of scenario based approach, which needs to
explore the reachability tree of a timed Petri Net modelling the agents in the robotic
cell.
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Fig. 13.6 Results showing the benefits of an assistive scheduling, Group 1.A w.r.t to a centralized
approach, Group 1.B
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